Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

NB4N840M Datasheet(PDF) 3 Page - ON Semiconductor

Part No. NB4N840M
Description  3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

NB4N840M Datasheet(HTML) 3 Page - ON Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
NB4N840M
http://onsemi.com
3
Table 2. PIN DESCRIPTION
Pin
Name
I/O
Description
1
ENB1
LVTTL
Channel B1 Output Enable. LVTTL low input powers down B1 output stage.
2
DB1
CML Input
Channel B1 Positive Signal Input
3
DB1
CML Input
Channel B1 Negative Signal Input
4
ENB0
LVTTL
Channel B0 Output Enable. LVTTL low input powers down B0 output stage.
5
SELB0
LVTTL
Channel B0 Output Select. See Table 1.
6
DB0
CML Input
Channel B0 Positive Signal Input
7
DB0
CML Input
Channel B0 Negative Signal Input
8
SELB1
LVTTL
Channel B1 Output Select. See Table 1.
9,24
GND
Supply Ground. All GND pins must be externally connected to power supply to guarantee
proper operation.
10, 13, 16,
17, 20, 23
VCC
Positive Supply. All VCC pins must be externally connected to power supply to guarantee
proper operation.
11
QB0
CML Output
Channel B0 Negative Output.
12
QB0
CML Output
Channel B0 Positive Output.
14
QB1
CML Output
Channel B1 Negative Output.
15
QB1
CML Output
Channel B1 Positive Output.
18
QA1
CML Output
Channel A1 Negative Output.
19
QA1
CML Output
Channel A1 Positive Output.
21
QA0
CML Output
Channel A0 Negative Output.
22
QA0
CML Output
Channel A0 Positive Output.
25
SELA1
LVTTL
Channel A1 Output Select, LVTTL Input. See Table 1.
26
DA0
CML Input
Channel A0 Positive Signal Input.
27
DA0
CML Input
Channel A0 Negative Signal Input.
28
SELA0
LVTTL
Channel A0 Output Select, LVTTL Input. See Table 1.
29
ENA0
LVTTL
Channel A0 Output Enable. LVTTL low input powers down A0 output stage.
30
DA1
CML Input
Channel A1 Positive Signal Input.
31
DA1
CML Input
Channel A1 Negative Signal Input.
32
ENA1
LVTTL
Channel A1 Output Enable. LVTTL low input powers down A1 output stage.
EP
GND
Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing)
must be attached to a heat−sinking conduit. The exposed pad must be soldered to the
circuit board GND for proper electrical and thermal operation.


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn