Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADN2815 Datasheet(PDF) 17 Page - Analog Devices

Part # ADN2815
Description  Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADN2815 Datasheet(HTML) 17 Page - Analog Devices

Back Button ADN2815 Datasheet HTML 13Page - Analog Devices ADN2815 Datasheet HTML 14Page - Analog Devices ADN2815 Datasheet HTML 15Page - Analog Devices ADN2815 Datasheet HTML 16Page - Analog Devices ADN2815 Datasheet HTML 17Page - Analog Devices ADN2815 Datasheet HTML 18Page - Analog Devices ADN2815 Datasheet HTML 19Page - Analog Devices ADN2815 Datasheet HTML 20Page - Analog Devices ADN2815 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 24 page
background image
ADN2815
Rev. 0 | Page 17 of 24
The user can specify a fixed integer multiple of the reference
clock to lock onto using CTRLA[5:2], where CTRLA should be
set to the data rate/DIV_FREF, where DIV_FREF represents the
divided-down reference referred to the 10 MHz to 20 MHz
band. For example, if the reference clock frequency is
38.88 MHz and the input data rate is 622.08 Mb/s, then
CTRLA[7:6] is set to [01] to give a divided-down reference
clock of 19.44 MHz. CTRLA[5:2] is set to [0101], that is, 5,
because
622.08 Mb/s/19.44 MHz = 25
In this mode, if the ADN2815 loses lock for any reason, it
relocks onto the reference clock and continues to output a stable
clock.
While the ADN2815 is operating in lock-to-reference mode, if
the user ever changes the reference frequency, the FREF range
(CTRLA[7:6]) or the FREF ratio (CTRLA[5:2]), this must be
followed by writing a 0 to 1 transition into the CTRLA[0] bit to
initiate a new lock-to-reference command.
Using the Reference Clock to Measure Data Frequency
The user can also provide a reference clock to measure the
recovered data frequency. In this case, the user provides a
reference clock, and the ADN2815 compares the frequency of
the incoming data to the incoming reference clock and returns a
ratio of the two frequencies to 0.01% (100 ppm). The accuracy
error of the reference clock is added to the accuracy of the
ADN2815 data rate measurement. For example, if a 100 ppm
accuracy reference clock is used, the total accuracy of the
measurement is within 200 ppm.
The reference clock can range from 10 MHz and 160 MHz. The
ADN2815 expects a reference clock between 10 MHz and
20 MHz by default. If it is between 20 MHz and 40 MHz,
40 MHz and 80 MHz, or 80 MHz and 160 MHz, the user needs
to configure the ADN2815 to use the correct reference
frequency range by setting two bits of the CTRLA register,
CTRLA[7:6]. Using the reference clock to determine the
frequency of the incoming data does not affect the manner in
which the part locks onto data. In this mode, the reference clock
is used only to determine the frequency of the data. For this
reason, the user does not need to know the data rate to use the
reference clock in this manner.
Prior to reading back the data rate using the reference clock, the
CTRLA[7:6] bits must be set to the appropriate frequency range
with respect to the reference clock being used. A fine data rate
readback is then executed as follows:
1. Write a 1 to CTRLA[1]. This enables the fine data rate
measurement capability of the ADN2815. This bit is level
sensitive and does not need to be reset to perform subsequent
frequency measurements.
2. Reset MISC[2] by writing a 1 followed by a 0 to CTRLB[3].
This initiates a new data rate measurement.
3. Read back MISC[2]. If it is 0, the measurement is not
complete. If it is 1, the measurement is complete and the data
rate can be read back on FREQ[22:0]. The time for a data rate
measurement is typically 80 ms.
4. Read back the data rate from Registers FREQ2[6:0],
FREQ1[7:0], and FREQ0[7:0].
The data rate can be determined by
[]
(
)
)
_
(
/
..
RATE
SEL
REFCLK
DATARATE
f
FREQ
f
+
×
=
14
2
0
22
where:
FREQ[22:0] is the reading from FREQ2[6:0] MSByte,
FREQ1[7:0], and FREQ0[7:0] LSByte.
fDATARATE is the data rate (Mb/s).
fREFCLK is the REFCLK frequency (MHz).
SEL_RATE is the setting from CTRLA[7:6].
For example, if the reference clock frequency is 32 MHz,
SEL_RATE = 1, since the CTRLA[7:6] setting is [01], because
the reference frequency falls into the 20 MHz to 40 MHz range.
Assume for this example that the input data rate is 1.25 Gb/s
(GbE). After following Step 1 through Step 4, the value that is
read back on FREQ[22:0] = 0x138800, which is equal to 128 × 106.
Plugging this value into the equation yields
128e6 × 32e6/2(14+1) = 1.25 Gb/s
If subsequent frequency measurements are required, CTRLA[1]
should remain set to 1. It does not need to be reset. The
measurement process is reset by writing a 1 followed by a 0 to
CTRLB[3]. This initiates a new data rate measurement. Follow
Step 2 through Step 4 to read back the new data rate.
Note that a data rate readback is valid only if LOL is low. If LOL
is high, the data rate readback is invalid.
Table 12.
D22
D21...D17
D16
D15
D14...D9
D8
D7
D6...D1
D0
FREQ2[6:0]
FREQ1[7:0]
FREQ0[7:0]


Similar Part No. - ADN2815

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2815 AD-ADN2815 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
ADN2815 AD-ADN2815_15 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
More results

Similar Description - ADN2815

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2815 AD-ADN2815_15 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
ADN2813 AD-ADN2813 Datasheet
522Kb / 28P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2816 AD-ADN2816_15 Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
REV. C
ADN2816ACPZ AD-ADN2816ACPZ Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2812ACPZ-RL7 AD-ADN2812ACPZ-RL7 Datasheet
409Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery
Rev. E
ADN2816 AD-ADN2816 Datasheet
299Kb / 27P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. PrA
ADN2812 AD-ADN2812 Datasheet
478Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2814 AD-ADN2814 Datasheet
336Kb / 28P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
Rev. PrA
ADN2817 AD-ADN2817 Datasheet
322Kb / 35P
   Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
Rev.PrA
ADN2865 AD-ADN2865 Datasheet
455Kb / 33P
   Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES
Rev.PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com