Electronic Components Datasheet Search |
|
ADM1041AARQZ-REEL7 Datasheet(PDF) 49 Page - Analog Devices |
|
ADM1041AARQZ-REEL7 Datasheet(HTML) 49 Page - Analog Devices |
49 / 56 page ADM1041A Rev. 0 | Page 49 of 56 MICROPROCESSOR SUPPORT Possible ways to turn the ADM1041A on or off in response to a system request or a fault include the following: • Daisy-chaining other ADM1041A PSON pins to the PEN pin, which is controlled by PSON on one ADM1041A. • Use a microprocessor to control the PSON, the system interface, and any shutdowns due to faults. • Connect all AC_OKLink pins together and connect all PSONLINK pins together. These pins must be configured appropriately. Flags appended with _L are latched (Registers 2Ah/2Bh/2Ch). The latch is reset when the flag is read, except when the fault is still present. It is advisable to continue reading the flag(s) until the fault(s) have cleared. Table 43. Mnemonic Description Register Bit Read/Write m_pson_r Allows the microprocessor to read the state of PSON. This allows only one ADM1041A to be configured as the PSON interface to the host system. 02h 6 Read-only Micro PS_ON Allows the microprocessor to write to control the PSON function of each ADM1041A. When in microprocessor support mode, the principle configuration for controlling power-on/power-off is as follows. One ADM1041A is configured as the interface to the host system through the standard PSON pin. This pin is configured not to write through to the PSON debounce block. The microprocessor polls the status of this ADM1041A by reading m_pson_r. Debouncing is done by the microprocessor. If m_pson_r changed state, the microprocessor writes the new state to m_pson_w in all ADM1041As on the SMBus. If a fault occurs on any output, the SMBAlert interrupt requests microprocessor attention. If this means turning all ADM1041As off, this is done by writing a zero to the m_pson_w bit. 12h 1 Read/Write m_acsns_r Allows the microprocessor to read the state of ACSENSE1/ACSENSE2. This allows one ADM1041A to be configured as the interface to the host power supply. 02h 7 Read-only Micro AC SENSE Allows the microprocessor to write to control the ACSENSE function of each ADM1041A. When in microprocessor support mode the principle configuration for controlling AC_OK, undervoltage blanking, PEN gating, and RAMP/SS gating is as follows. One ADM1041A is configured to be the interface with the host power supply AC monitoring circuitry. This ADM1041A can be configured so that the acsns signal is written through or would not be written through. Regardless, the microprocessor monitors m_acsns_r and write to m_acsns_w as appropriate. Because it is possible to sense but not to write through, it is possible to configure a second ADM1041A to monitor a second ac or bulk voltage. 12h 5 Read/Write Micro Share Clamp Allows the μP to write directly to m_shr_clmp to control when the ISHARE clamp is released. During a hot-swap insertion, there may be a need to delay the release of the ISHARE clamp. This allows the designer an option over the default release at 75% or 88% of the reference ramp (soft start). 13h 2 Read/Write Micro CBD Write Allows the microprocessor to write directly to CBD as a possible way of adding an additional output port. This might be for blinking LEDs or as a fault signal to the system. 13h 1 Read/Write Micro CBD Clear Allows the microprocessor to clear the CBD latch following an SMBalert. If CBD is configured to be latching, there may be circumstances that lead to CBD/SMBAlert being set by, for example, one of the MON flags, but does not lead to PSON being cycled and CBD being reset. In this case, the microprocessor needs to write directly to CBD to reset the latch. 13h 0 Read/Write Mon5 Flag This flag indicates the status of the MON5 pin. 00h 0 Read-only Mon4 Flag This flag indicates the status of the MON4 pin. 00h 1 Read-only Mon3 Flag This flag indicates the status of the MON3 pin. 00h 2 Read-only Mon2 Flag This flag indicates the status of the MON2 pin. 00h 3 Read-only Mon1 Flag This flag indicates the status of the MON1 pin. 00h 4 Read-only OCP Timeout If this flag is high, an overcurrent has occurred and timed out. 00h 5 Read-only UV Fault If this flag is high, an undervoltage has been sensed 00h 6 Read-only OV Fault If this flag is high, an overvoltage has been sensed. 00h 7 Read-only |
Similar Part No. - ADM1041AARQZ-REEL7 |
|
Similar Description - ADM1041AARQZ-REEL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |