 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADE7169F16 Datasheet(PDF) 72 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADE7169F16 Datasheet(HTML) 72 Page - Analog Devices |
|
|
72 / 140 page  ADE7169F16 Preliminary Technical Data Rev. PrD | Page 72 of 140 Table 54. Program Control SFR (PCON, 0x87) Bit Location Default Description 7 0 Double baud rate control 6-0 0 Reserved, should be left cleared Table 55. Data Pointer Low SFR (DPL, 0x82) Bits Default Description 7-0 0 Contain the low byte of the data pointer Table 56. Data Pointer High SFR (DPH, 0x83) Bits Default Description 7-0 0 Contain the high byte of the data pointer Table 57. Stack Pointer SFR (SP, 0x81) Bits Default Description 7-0 7 Contain the 8 LSB of the pointer for the stack Table 58. Configuration SFR (CFG, 0xAF) Bit Location Bit Mnemonic Description 7 Reserved.. This bit should be left set for proper operation. Enhanced UART enable bit 0 Standard 8052 UART without enhanced error checking features 6 EXTEN 1 Enhanced UART with enhanced error checking—see the UART additional features section. Synchronous communication selection bit 0 I2C port is selected for control of the shared I2C/SPI pins and SFRs 5 SCPS 1 SPI port is selected for control of the shared I2C/SPI pins and SFRs 38kHz modulation enable bit 0 38kHz modulation is disabled. 4 MOD38EN 1 38kHz modulation is enabled on the pins selected by the MOD38[7:0] bits in the EP_CFG SFR. 3-2 Reserved XREN[1] OR XREN[0] =1 Enable MOVX instruction to use 256 bytes of Extended RAM. 1-0 XREN[1:0] XREN[1] AND XREN[0] =0 Disable MOVX instruction BASIC 8052 REGISTERS Program Counter (PC): The Program Counter holds the two byte address of the next instruction to be fetched. The PC is initialized with 0x00 at Reset and is incremented after each instruction is performed. Note that the amount that is added to the PC depends on the number of bytes in the instruction, so the increment can range from one to three bytes. The program counter is not directly accessible to the user but can be directly modified by CALL and JMP instructions that change which part of the program is active. Instruction Register (IR): The Instruction Register holds the opcode of the instruction being executed. The opcode is the binary code that results from assembling an instruction. This register is not directly accessible to the user. Register Banks: There are four banks containing 8 byte-wide registers each, for a total of 32 bytes of registers. These registers are convenient for temporary storage of mathematical operands. An instruction involving the accumulator and a register can be executed in 1 clock cycle as opposed to 2 clock cycles to perform an instruction involving the accumulator and a literal or a byte of general purpose RAM. The register banks are located in the first 32 bytes of RAM. |
Similar Part No. - ADE7169F16 |
|
Similar Description - ADE7169F16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
