Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SY89531L Datasheet(PDF) 6 Page - Micrel Semiconductor

Part No. SY89531L
Description  3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

SY89531L Datasheet(HTML) 6 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
6
Precision Edge®
SY89531L
Micrel, Inc.
M9999-110405
hbwhelp@micrel.com or (408) 955-1690
V
CC_LOGIC = VCCA = VCCOA/C = +3.3V ±10%, VCCOB = +1.8V ±10%
Symbol
Parameter
Condition
Min
Typ
Max
Units
fIN
Xtal Input Frequency Range
Note 8
14
18
MHz
fOUT
Output Frequency Range
w/Internal VCO
33.33
500
MHz
w/External VCO
——
622.08
MHz
tVCO
Internal VCO Frequency Range
600
1000
MHz
External VCO Frequency
——
1250
MHz
tskew
Within Device Skew
——
50
ps
Note 9
Within-Bank PECL
——
50
ps
Within-Bank HSTL
——
75
ps
Between Banks
——
150
ps
Part-to-Part Skew
Note 10
——
200
ps
tLOCK
Maximum PLL Lock Time
——
10
ms
tJITTER
Cycle-to-Cycle Jitter
(Pk-to-Pk)
Note 11
25
ps
Period Jitter
(RMS)
Note 12
——
50
ps
tpw (min)
Minimum Pulse Width
50
——
ns
Target PLL Loop Bandwidth
Feedback Divider Ratio: 72
Note 13
1.0
MHz
Feedback Divider Ratio: 34
Note 13
2.0
MHz
tDC
fOUT Duty Cycle
45
50
55
%
tr, tf
Output Rise/Fall Time
(20% to 80%)LVPECL_Out
250
450
ps
HSTL_Out
100
450
ps
tOUTPUT_RESET
Note 14
——
10
ns
tHOLD_FSEL
5
——
ns
tSETUP_FSEL
5
——
ns
tOUTPUT_SYNC
1
——
VCO
clock cycle
FSEL-to-Valid Output Transition Time
——
1
µs
tSETUP_OUT_SYNC
500
——
ps
Note 8.
Fundamental mode crystal.
Note 9.
The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the
same voltage and temperature.
Note 10. The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same
voltage and temperature.
Note 11. Cycle-to-cycle jitter definition: The variation in period between adjacent cycles over a random sample of adjacent cycle pairs. T
JITTER_CC =Tn
T
n+1 where T is the time between rising edges of the output signal.
Note 12. Period Jitter definition: For a specified amount of time (i.e., 1ms), there are N periods of a signal, and T
n is defined as the average period of
that signal. Period jitter is defined as the variation in the period of the output signal for corresponding edges relative to T
n.
Note 13. Using recommended loop filter components. See
“Functional Description, External Loop Filter Considerations.”
Note 14. See
“Timing Diagrams.”
AC ELECTRICAL CHARACTERISTICS


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn