Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7674 Datasheet(PDF) 6 Page - Analog Devices

Part No. AD7674
Description  18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7674 Datasheet(HTML) 6 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD7674
Table 4. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
0
0
1
1
DIVSCLK[0]
Symbol
0
1
0
1
Unit
SYNC to SCLK First Edge Delay Minimum
t18
3
17
17
17
ns
Internal SCLK Period Minimum
t19
25
60
120
240
ns
Internal SCLK Period Maximum
t19
40
80
160
320
ns
Internal SCLK HIGH Minimum
t20
12
22
50
100
ns
Internal SCLK LOW Minimum
t21
7
21
49
99
ns
SDOUT Valid Setup Time Minimum
t22
4
18
18
18
ns
SDOUT Valid Hold Time Minimum
t23
2
4
30
89
ns
SCLK Last Edge to SYNC Delay Minimum
t24
3
60
140
300
ns
Busy High Width Maximum (Warp)
t28
1.75
2.5
4
7
µs
Busy High Width Maximum (Normal)
t28
2
2.75
4.25
7.25
µs
Busy High Width Maximum (Impulse)
t28
2.25
3
4.5
7.5
µs
Rev. 0 | Page 6 of 28


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn