Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2804 Datasheet(PDF) 11 Page - Analog Devices

Part No. ADN2804
Description  622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADN2804 Datasheet(HTML) 11 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
ADN2804
Rev. 0 | Page 11 of 24
Table 6. Internal Register Map1
Reg
Name
R/W
Addr
D7
D6
D5
D4
D3
D2
D1
D0
FREQ0
R
0x0
MSB
LSB
FREQ1
R
0x1
MSB
LSB
FREQ2
R
0x2
0
MSB
LSB
MISC
R
0x4
x
x
LOS status
Static
LOL
LOL
status
Data rate
measurement
complete
x
x
CTRLA
W
0x8
FREF range
Data rate/DIV_FREF ratio
Measure data rate
Lock to reference
CTRLB
W
0x9
Config
LOL
Reset
MISC[4]
System
reset
0
Reset
MISC[2]
0
0
0
CTRLC
W
0x11
0
0
0
0
0
Config LOS
SQUELCH mode
Output boost
1 All writeable registers default to 0x00.
Table 7. Miscellaneous Register, MISC
LOS Status
Static LOL
LOL Status
Data Rate Measurement Complete
D7
D6
D5
D4
D3
D2
D1
D0
x
x
0 = No loss of signal
0 = Waiting for next LOL
0 = Locked
0 = Measuring data rate
x
x
1 = Loss of signal
1 = Static LOL until reset
1 = Acquiring
1 = Measurement complete
Table 8. Control Register, CTRLA1
FREF Range
Data Rate/Div_FREF Ratio
Measure Data Rate
Lock to Reference
D7
D6
D5
D4
D3
D2
D1
D0
0
0
19.44 MHz
0
1
0
1
32
Set to 1 to measure data rate
0 = Lock to input data
0
1
38.88 MHz
0
1
0
1
32
1 = Lock to reference clock
1
0
77.76 MHz
0
1
0
1
32
1
1
155.52 MHz
0
1
0
1
32
1 Where DIV_F
REF
is the divided down reference referred to the 10 MHz to 20 MHz band (see the Reference Clock (Optional) section).
Table 9. Control Register, CTRLB
Config LOL
Reset MISC[4]
System Reset
Reset MISC[2]
D7
D6
D5
D4
D3
D2
D1
D0
0 = LOL pin normal operation
1 = LOL pin is static LOL
Write a 1 followed
by 0 to reset MISC[4]
Write a 1 followed by
0 to reset ADN2804
Set to 0
Write a 1 followed
by 0 to reset MISC[2]
Set to 0
Set to 0
Set to 0
Table 10. Control Register, CTRLC
Config LOS
SQUELCH Mode
Output Boost
D7
D6
D5
D4
D3
D2
D1
D0
0 = Active high LOS
0 = Squelch data outputs and
clock outputs
0 = Default output swing
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
1 = Active low LOS
1 = Squelch data outputs or
clock outputs
1 = Boost output swing


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn