Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PEB2025 Datasheet(PDF) 3 Page - Siemens Semiconductor Group

Part No. PEB2025
Description  ISDN Exchange Power Controller
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

PEB2025 Datasheet(HTML) 3 Page - Siemens Semiconductor Group

  PEB2025 Datasheet HTML 1Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 2Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 3Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 4Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 5Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 6Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 7Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 8Page - Siemens Semiconductor Group PEB2025 Datasheet HTML 9Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 21 page
background image
Semiconductor Group
3
PEB 2025
Pin Definitions and Functions
Pin No.
P-DIP-22
Pin No.
P-LCC-28
Symbol
Input (I)
Output (O)
Function
17
21, 22, 23
V
BAT
I
Supply Voltage: This pin has to be
connected to the negative supply
voltage.
V
BAT supplies power to all line
drivers.
22
1
V
CC
I
Digital Supply Voltage: + 5V
11
14
GND
I
Ground: Digital
Note: GND has to be connected to
ground battery (positive supply
voltage)
19, 18, 16,
15
25, 24, 20,
19
aF0 - aF3
O
a-Line Feeding: aF
i are the line driver
outputs
12
15
R
Imax
I
Current Limit: Using an external resistor
connected between
R
Imax and GND, the
maximum limit is the same to all line
drivers.
21, 20, 14,
13
28, 26, 18,
16
CLC0 -
CLC3
I
Current Limit Characteristic: By
connecting external capacitors between
CLC
i and GND, the time-dependent turn
off-characteristics of the line drivers are
defined.
12
CS
I
Chip Select: A logic low on CS enables
RD and WR communication between the
processor and the IEPC.
34
WR
I
Write: A logic low on this pin, while CS is
low, enables the IEPC to accept
command words from the processor.
23
RD
I
Read: A low on this pin (while CS is low)
enables the IEPC to release status onto
the data bus for the processor.
6, 5, 4
8, 7, 5
D0 - D2
I/O
Data Bus: Control, status and command
information are transferred via this bus
between IEPC and processor.
8, 7
11, 9
A0, A1
I
Address Bus: These inputs select the
internal registers while chip select is
active.
10
13
RES
I
Reset: A logic high on the RES input sets
the device into the initial state.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn