Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

TPS3808G125 Datasheet(PDF) 3 Page - Texas Instruments

Part No. TPS3808G125
Description  Low Quiescent Current, Programmable-Delay Supervisory Circuit
Download  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TPS3808G125 Datasheet(HTML) 3 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
www.ti.com
ELECTRICAL CHARACTERISTICS
TPS3808
SBVS050F – MAY 2004 – REVISED OCTOBER 2006
1.8V
≤ V
DD ≤ 6.5V, RLRESET = 100kΩ, CLRESET = 50pF, over operating temperature range (TJ = –40°C to +125°C), unless
otherwise noted. Typical values are at T
J = +25°C.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD
Input supply range
1.8
6.5
V
VDD = 3.3V, RESET not asserted
2.4
5.0
µA
MR, RESET, CT open
IDD
Supply current (current into VDD pin)
VDD = 6.5V, RESET not asserted
2.7
6.0
µA
MR, RESET, CT open
1.3V
≤ V
DD < 1.8V, IOL = 0.4mA
0.3
V
VOL
Low-level output voltage
1.8V
≤ V
DD ≤ 6.5V, IOL = 1.0mA
0.4
V
Power-up reset voltage(1)
VOL (max) = 0.2V, IRESET = 15µA
0.8
V
TPS3808G01
–2.0
±1.0
+2.0
VIT ≤ 3.3V
–1.5
±0.5
+1.5
Negative-going
VIT
input threshold
3.3V < VIT ≤ 5.0V
–2.0
±1.0
+2.0
%
accuracy
VIT ≤ 3.3V
–40
°C < T
J < +85°C
–1.25
±0.5
+1.25
3.3V < VIT ≤ 5.0V
–40
°C < T
J < +85°C
–1.5
±0.5
+1.5
TPS3808G01
1.5
3.0
VHYS
Hysteresis on VIT pin
–40
°C < T
J < +85°C
1.0
2.0
%VIT
Fixed versions
1.0
2.5
RMR
MR Internal pull-up resistance
70
90
k
TPS3808G01
VSENSE = VIT
–25
25
nA
Input current at
ISENSE
SENSE pin
Fixed versions
VSENSE = 6.5V
1.7
µA
IOH
RESET leakage current
VRESET = 6.5V, RESET not asserted
300
nA
CT pin
VIN = 0V to VDD
5
Input capacitance,
CIN
pF
any pin
Other pins
VIN = 0V to 6.5V
5
VIL
MR logic low input
0.3 VDD
V
VIH
MR logic high input
0.7 VDD
SENSE
VIH = 1.05VIT, VIL = 0.95VIT
20
Maximum transient
tw
µs
duration
MR
VIH = 0.7VDD, VIL = 0.3VDD
0.001
CT = Open
12
20
28
ms
CT = VDD
180
300
420
ms
td
RESET delay time
See timing diagram
CT = 100pF
0.75
1.25
1.75
ms
CT = 180nF
0.7
1.2
1.7
s
Propagation delay
MR to RESET
VIH = 0.7VDD, VIL = 0.3VDD
150
ns
tpHL
High to low level
SENSE to RESET
VIH = 1.05VIT, VIL = 0.95VIT
20
µs
RESET delay
θ
JA
Thermal resistance, junction-to-ambient
290
°C/W
(1)
The lowest supply voltage (VDD) at which RESET becomes active. Trise(VDD) ≥ 15µs/V.
3
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn