 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PIC16LV5X Datasheet(PDF) 9 Page - Microchip Technology |
|
||||||||||||||||||||||||||||||
PIC16LV5X Datasheet(HTML) 9 Page - Microchip Technology |
|
|
9 / 24 page  © 1996 Microchip Technology Inc. Advanced Information DS40121A-page 9 Enhanced PIC16LV5X 5.0 ELECTRICAL CHARACTERISTICS - PIC16LV5XA Absolute Maximum Ratings† Ambient temperature under bias.............................................................................................................. .-20˚C to +85˚C Storage temperature ............................................................................................................................. - 65˚C to +150˚C Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V Voltage on MCLR with respect to VSS(2) ............................................................................................................0 to +14V Voltage on all other pins with respect to VSS .................................................................................. -0.6V to (VDD + 0.6V) Total power dissipation(1) .....................................................................................................................................800 mW Max. current out of VSS pin ...................................................................................................................................150 mA Max. current into VDD pin ......................................................................................................................................100 mA Max. current into an input pin (T0CKI only) ..................................................................................................................... ±500 µA Input clamp current, IIK (VI < 0 or VI > VDD) ......................................................................................................................±20 mA Output clamp current, IOK (V0 < 0 or V0 > VDD) ...............................................................................................................±20 mA Max. output current sunk by any I/O pin .................................................................................................................25 mA Max. output current sourced by any I/O pin ............................................................................................................20 mA Max. output current sourced by a single I/O port (PORTA or B) .............................................................................40 mA Max. output current sunk by a single I/O port (PORTA or B) ..................................................................................50 mA Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - ∑ IOH} + ∑ {(VDD-VOH) x IOH} + ∑(VOL x IOL) Note 2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a “low” level to the MCLR pin rather than pulling this pin directly to VSS † NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. This document was created with FrameMaker404 |
|
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
