![]() |
Electronic Components Datasheet Search |
|
MAX1186 Datasheet(PDF) 14 Page - Maxim Integrated Products |
|
MAX1186 Datasheet(HTML) 14 Page - Maxim Integrated Products |
14 / 21 page ![]() Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs 14 ______________________________________________________________________________________ Applications Information Figure 5 depicts a typical application circuit containing two single-ended to differential converters. The internal reference provides a VDD/2 output voltage for level shifting purposes. The input is buffered and then split to a voltage follower and inverter. One lowpass filter per ADC suppresses some of the wideband noise associat- ed with high-speed operational amplifiers that follows the amplifiers. The user may select the RISO and CIN values to optimize the filter performance, to suit a par- ticular application. For the application in Figure 5, a RISO of 50 Ω is placed before the capacitive load to pre- vent ringing and oscillation. The 22pF CIN capacitor acts as a small bypassing capacitor. Using Transformer Coupling An RF transformer (Figure 6) provides an excellent solution to convert a single-ended source signal to a fully differential signal, required by the MAX1186 for optimum performance. Connecting the center tap of the transformer to COM provides a VDD/2 DC level shift to the input. Although a 1:1 transformer is shown, a step- up transformer may be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, may also improve the over- all distortion. In general, the MAX1186 provides better SFDR and THD with fully differential input signals than single- ended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower as both inputs (INA+, INA- and/or INB+, INB-) are balanced, and each of the ADC inputs only requires half the signal swing compared to single-ended mode. tDOB tCL tCH tCLK tDOA tDA/B 5 CLOCK-CYCLE LATENCY (CHA), 5.5 CLOCK-CYCLE LATENCY (CHB) A/B CHB D0A/B–D9A/B D0B CHA D1A CHB D1B CHA D2A CHB D2B CHA D3A CHB D3B CHA D4A CHB D4B CHA D5A CHB D5B CHA D6A CHB D6B CHA CHB CLK OUTPUT D0A/B–D9A/B OE tDISABLE tENABLE HIGH-Z HIGH-Z VALID DATA Figure 3. Timing Diagram for Multiplexed Outputs Figure 4. Output Timing Diagram |
Similar Part No. - MAX1186 |
|
Similar Description - MAX1186 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |