Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FDC37M70X Datasheet(PDF) 84 Page - List of Unclassifed Manufacturers

Part # FDC37M70X
Description  Enhanced Super I/O Controller with Wake-Up
Download  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

FDC37M70X Datasheet(HTML) 84 Page - List of Unclassifed Manufacturers

Back Button FDC37M70X Datasheet HTML 80Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 81Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 82Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 83Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 84Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 85Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 86Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 87Page - List of Unclassifed Manufacturers FDC37M70X Datasheet HTML 88Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 194 page
background image
84
BIT 2 nINIT - nINITIATE OUTPUT
This bit is output onto the nINIT output without
inversion.
BIT 3 SLCTIN - PRINTER SELECT INPUT
This bit is inverted and output onto the nSLCTIN
output. A logic 1 on this bit selects the printer; a
logic 0 means the printer is not selected.
BIT 4 IRQE - INTERRUPT REQUEST ENABLE
The interrupt request enable bit when set to a
high level may be used to enable interrupt
requests from the Parallel Port to the CPU. An
interrupt request is generated on the IRQ port by
a positive going nACK input. When the IRQE
bit is programmed low the IRQ is disabled.
BIT
5
PCD
-
PARALLEL
CONTROL
DIRECTION
Parallel Control Direction is not valid in printer
mode. In printer mode, the direction is always
out regardless of the state of this bit.
In bi-
directional, EPP or ECP mode, a logic 0 means
that the printer port is in output mode (write); a
logic 1 means that the printer port is in input
mode (read).
Bits 6 and 7 during a read are a low level, and
cannot be written.
EPP ADDRESS PORT
ADDRESS OFFSET = 03H
The EPP Address Port is located at an offset of
'03H' from the base address.
The address
register is cleared at initialization by RESET.
During a WRITE operation, the contents of DB0-
DB7 are buffered (non inverting) and output onto
the PD0 - PD7 ports, the leading edge of nIOW
causes an EPP ADDRESS WRITE cycle to be
performed, the trailing edge of IOW latches the
data for the duration of the EPP write cycle.
During a READ operation, PD0 - PD7 ports are
read, the leading edge of IOR causes an EPP
ADDRESS READ cycle to be performed and the
data output to the host CPU, the deassertion of
ADDRSTB latches the PData for the duration of
the IOR cycle. This register is only available in
EPP mode.
EPP DATA PORT 0
ADDRESS OFFSET = 04H
The EPP Data Port 0 is located at an offset of
'04H' from the base address. The data register
is cleared at initialization by RESET. During a
WRITE operation, the contents of DB0-DB7 are
buffered (non inverting) and output onto the PD0
- PD7 ports, the leading edge of nIOW causes
an EPP DATA WRITE cycle to be performed,
the trailing edge of IOW latches the data for the
duration of the EPP write cycle. During a READ
operation, PD0 - PD7 ports are read, the leading
edge of IOR causes an EPP READ cycle to be
performed and the data output to the host CPU,
the deassertion of DATASTB latches the PData
for the duration of the IOR cycle. This register
is only available in EPP mode.
EPP DATA PORT 1
ADDRESS OFFSET = 05H
The EPP Data Port 1 is located at an offset of
'05H' from the base address.
Refer to EPP
DATA PORT 0 for a description of operation.
This register is only available in EPP mode.
EPP DATA PORT 2
ADDRESS OFFSET = 06H
The EPP Data Port 2 is located at an offset of
'06H' from the base address.
Refer to EPP
DATA PORT 0 for a description of operation.
This register is only available in EPP mode.
EPP DATA PORT 3
ADDRESS OFFSET = 07H
The EPP Data Port 3 is located at an offset of
'07H' from the base address.
Refer to EPP
DATA PORT 0 for a description of operation.
This register is only available in EPP mode.


Similar Part No. - FDC37M70X

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37M707 SMSC-FDC37M707 Datasheet
810Kb / 194P
   SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
FDC37M707 SMSC-FDC37M707_07 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
More results

Similar Description - FDC37M70X

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
37B77X SMSC-37B77X Datasheet
573Kb / 196P
   ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707 Datasheet
810Kb / 194P
   SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707_07 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
FDC37M81 SMSC-FDC37M81 Datasheet
574Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37M81X SMSC-FDC37M81X Datasheet
693Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37B80X SMSC-FDC37B80X Datasheet
802Kb / 194P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
LPC47M112 SMSC-LPC47M112 Datasheet
1Mb / 208P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
logo
List of Unclassifed Man...
FDC37C67X ETC1-FDC37C67X Datasheet
531Kb / 194P
   Enhanced Super I/O Controller with Fast IR
logo
SMSC Corporation
37C672 SMSC-37C672 Datasheet
965Kb / 173P
   ENHANCED SUPER I/O CONTROLLER WITH FAST IR
LPC47M112-MC SMSC-LPC47M112-MC Datasheet
1Mb / 193P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com