Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

QL16X24B Datasheet(PDF) 1 Page - List of Unclassifed Manufacturers

Part No. QL16X24B
Description  pASIC 1 Family Very-High-Speed CMOS FPGA
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC1 [List of Unclassifed Manufacturers]
Homepage  
Logo ETC1 - List of Unclassifed Manufacturers

QL16X24B Datasheet(HTML) 1 Page - List of Unclassifed Manufacturers

  QL16X24B Datasheet HTML 1Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 2Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 3Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 4Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 5Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 6Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 7Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 8Page - List of Unclassifed Manufacturers QL16X24B Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
QL16x24B
pASIC
® 1 Family
Very-High-Speed CMOS FPGA
4-21
Very High Speed – ViaLink
®
metal-to-metal programmable–via
antifuse technology, allows counter speeds over 150 MHz and logic
cell delays of under 2 ns.
High Usable Density
– A 16-by-24 array of 384 logic cells
provides 4,000 usable ASIC gates (7,000 PLD gates) in 84-pin
PLCC, 100-pin and 144-pin TQFP, 144-pin CPGA and 160-pin
CQFP packages.
Low-Power, High-Output Drive – Standby current typically 2 mA.
A 16-bit counter operating at 100 MHz consumes less than 50 mA.
Minimum IOL of 12 mA and IOH of 8 mA
Low-Cost, Easy-to-Use Design Tools – Designs entered and
simulated using QuickLogic's new QuickWorks
®
development
environment, or with third-party CAE tools including Viewlogic,
Synopsys, Mentor, Cadence and Veribest. Fast, fully automatic place
and route on PC and workstation platforms using QuickLogic
software.
= Up to 114 prog. I/O cells, 6 Input high-drive cells, 2 Input/Clk (high-drive) cells
4
pASIC
HIGHLIGHTS
QL16x24B
Block Diagram
Rev C
…4,000
usable ASIC gates,
122 I/O pins
384 Logic Cells


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn