Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72T51256L5BBI Datasheet(PDF) 7 Page - Integrated Device Technology

Part # IDT72T51256L5BBI
Description  2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72T51256L5BBI Datasheet(HTML) 7 Page - Integrated Device Technology

Back Button IDT72T51256L5BBI Datasheet HTML 3Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 4Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 5Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 6Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 7Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 8Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 9Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 10Page - Integrated Device Technology IDT72T51256L5BBI Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 62 page
background image
7
IDT72T51236/72T51246/72T51256 2.5V, MULTI-QUEUE FLOW-CONTROL DEVICES
(4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
BM
BusMatching
LVTTL
This pin is setup before Master Reset and must not toggle during any device operation. This pin is used
(L14)
INPUT
along with IW and OW to setup the multi-queue flow-control device bus width. Please refer to Table 3
fordetails.
D[35:0]
Data Input Bus
HSTL-LVTTL These are the 36 data input pins. Data is written into the device via these input pins on the rising edge
Din
INPUT
of WCLK provided that
WEN is LOW. Note, that in Packet mode D32-D35 may be used as packet
(See Pin No.
markers,pleaseseepacketreadyfunctionaldiscussionformoredetail.Duetobusmatchingnotallinputs
table for details)
may be used, any unused inputs should be tied LOW.
DF(1)
Default Flag
LVTTL
If the user requires default programming of the multi-queue device, this pin must be setup before Master
(L3)
INPUT
Reset and must not toggle during any device operation. The state of this input at master reset determines
the value of the
PAE/PAF flag offsets. If DF is LOW the value is 8, if DF is HIGH the value is 128.
DFM(1)
Default Mode
LVTTL
The multi-queue device requires programming after master reset. The user can do this serially via the
(L2)
INPUT
serial port, or the user can use the default method. If DFM is LOW at master reset then serial mode will be
selected, if HIGH then default mode is selected.
ERCLK
RCLK Echo
HSTL-LVTTL ReadClockEchooutput,thisoutputgeneratesaclockbasedonthereadclockinput,thisisusedforSource
(R10)
OUTPUT
SynchronousclockingwherethereceivingdevicesutilizestheERCLKtoclockdataoutputfromthequeue.
EREN
REN Echo
HSTL-LVTTL Read Enable Echo output, can be used in conjunction with the ERCLK output to load data output from the
(R11)
OUTPUT
queue into the receiving device.
ESTR
PAEn Flag Bus
LVTTL
If direct operation of the
PAEn bus has been selected, the ESTR input is used in conjunction with RCLK
(R15)
Strobe
INPUT
and the RDADD bus to select a device for its queues to be placed on to the
PAEn bus outputs. A device
addressed via the RDADD bus is selected on the rising edge of RCLK provided that ESTR is HIGH. If
Polled operations has been selected, ESTR should be tied inactive, LOW. Note, that a
PAEn flag bus
selectioncannotbemade,(ESTRmustNOTgoactive)untilprogrammingoftheparthasbeencompleted
and
SENO has gone LOW.
ESYNC
PAEn Bus Sync HSTL-LVTTL ESYNC is an output from the multi-queue device that provides a synchronizing pulse for the PAEn bus
(R16)
OUTPUT
during Polled operation of the
PAEn bus. During Polled operation each device's queue status flags are
loaded on to the
PAEn bus outputs sequentially based on RCLK. The first RCLK rising edge loads
device 1 onto
PAEn, the second RCLK rising edge loads device 2 and so on. During the RCLK cycle
that a selected device is placed on to the
PAEn bus, the ESYNC output will be HIGH.
EXI
PAEnBus
LVTTL
The EXI input is used when multi-queue devices are connected in expansion mode and Polled
PAEn
(T16)
Expansion In
INPUT
bus operation has been selected . EXI of device ‘N’ connects directly to EXO of device ‘N-1’. The EXI
receives a token from the previous device in a chain. In single device mode the EXI input must be tied
LOW if the
PAEnbusisoperatedindirectmode.IfthePAEnbusisoperatedinpolledmodetheEXIinput
must be connected to the EXO output of the same device. In expansion mode the EXI of the first device
should be tied LOW, when direct mode is selected.
EXO
PAEnBus
LVTTL
EXO is an output that is used when multi-queue devices are connected in expansion mode and Polled
(T15)
Expansion Out
OUTPUT
PAEnbusoperationhasbeenselected.EXOofdevice‘N’connectsdirectlytoEXIofdevice‘N+1’.This
pin pulses when device N places its
PAE status on to the PAEn/PRn bus with respect to RCLK. This
pulse (token) is then passed on to the next device in the chain ‘N+1’ and on the next RCLK rising edge
the first quadrant of device N+1 will be loaded on to the
PAEnbus.Thiscontinuesthroughthechainand
EXO of the last device is then looped back to EXI of the first device. The ESYNC output of each device
in the chain provides synchronization to the user of this looping event.
FF
Full Flag
HSTL-LVTTL This pin provides the full flag output for the active queue, that is, the queue selected on the input port
(P8)
OUTPUT
for write operations, (selected via WCLK, WRADD bus and WADEN). On the WCLK cycle after a queue
selection, this flag will show the status of the newly selected queue. Data can be written to this queue
on the next cycle provided
FFisHIGH.ThisflaghasHigh-Impedancecapability,thisisimportantduring
expansionofdevices,whenthe
FFflagoutputofupto8devicesmaybeconnectedtogetheronacommon
line. The device with a queue selected takes control of the
FFbus,allotherdevicesplacetheirFFoutput
into High-Impedance. When a queue selection is made on the write port this output will switch from High-
Impedance control on the next WCLK cycle. This flag is synchronized to WCLK.
PIN DESCRIPTIONS
Symbol &
Name
I/O TYPE
Description
Pin No.


Similar Part No. - IDT72T51256L5BBI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72T51253 IDT-IDT72T51253 Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253L5BB IDT-IDT72T51253L5BB Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253L5BBI IDT-IDT72T51253L5BBI Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253L6BB IDT-IDT72T51253L6BB Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253L6BBI IDT-IDT72T51253L6BBI Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
More results

Similar Description - IDT72T51256L5BBI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72T51333 IDT-IDT72T51333 Datasheet
524Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits
IDT72T51233 IDT-IDT72T51233 Datasheet
532Kb / 55P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51546 IDT-IDT72T51546 Datasheet
610Kb / 64P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
logo
Renesas Technology Corp
IDT72V51236 RENESAS-IDT72V51236 Datasheet
650Kb / 57P
   3.3V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION
JUNE 2003
logo
Integrated Device Techn...
IDT72T51543 IDT-IDT72T51543 Datasheet
539Kb / 57P
   2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 18 BIT WIDE CONFIGURATION
logo
Renesas Technology Corp
IDT72V51436 RENESAS-IDT72V51436 Datasheet
673Kb / 58P
   3.3V MULTI-QUEUE FLOW-CONTROL DEVICES (16 QUEUES) 36 BIT WIDE CONFIGURATION
JUNE 2003
IDT72V51233 RENESAS-IDT72V51233 Datasheet
662Kb / 51P
   3.3V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 18 BIT WIDE CONFIGURATION
FEBRUARY 2009
logo
Integrated Device Techn...
IDT72V51233 IDT-IDT72V51233 Datasheet
464Kb / 50P
   3.3V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 18 BIT WIDE CONFIGURATION
logo
Renesas Technology Corp
IDT72V51433 RENESAS-IDT72V51433 Datasheet
594Kb / 51P
   3.3V MULTI-QUEUE FLOW-CONTROL DEVICES (16 QUEUES) 18 BIT WIDE CONFIGURATION
JUNE 2003
logo
Integrated Device Techn...
IDT72T6360 IDT-IDT72T6360 Datasheet
483Kb / 51P
   2.5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com