Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADN2814 Datasheet(PDF) 23 Page - Analog Devices

Part # ADN2814
Description  Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADN2814 Datasheet(HTML) 23 Page - Analog Devices

Back Button ADN2814 Datasheet HTML 19Page - Analog Devices ADN2814 Datasheet HTML 20Page - Analog Devices ADN2814 Datasheet HTML 21Page - Analog Devices ADN2814 Datasheet HTML 22Page - Analog Devices ADN2814 Datasheet HTML 23Page - Analog Devices ADN2814 Datasheet HTML 24Page - Analog Devices ADN2814 Datasheet HTML 25Page - Analog Devices ADN2814 Datasheet HTML 26Page - Analog Devices ADN2814 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
Preliminary Technical Data
ADN2814
Rev. PrA | Page 23 of 28
50
50
PIN
VREF
NIN
CIN
COUT
COUT
V1
CIN
V1b
V2
V2b
TIA
LIMAMP
CDR
+
VCC
DATAOUTP
DATAOUTN
1
V1
V1b
V2
V2b
VDIFF
23
4
VREF
VTH
ADN2814
VDIFF = V2–V2b
VTH = ADN2814 QUANTIZER THRESHOLD
NOTES:
1. DURING DATA PATTERNS WITH HIGH TRANSITION DENSITY, DIFFERENTIAL DC VOLTAGE AT V1 AND V2 IS ZERO.
2. WHEN THE OUTPUT OF THE TIA GOES TO CID, V1 AND V1b ARE DRIVEN TO DIFFERENT DC LEVELS. V2 AND V2b DISCHARGE TO THE
VREF LEVEL, WHICH EFFECTIVELY INTRODUCES A DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS.
3. WHEN THE BURST OF DATA STARTS AGAIN, THE DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS IS APPLIED TO
THE INPUT LEVELS CAUSING A DC SHIFT IN THE DIFFERENTIAL INPUT. THIS SHIFT IS LARGE ENOUGH SUCH THAT ONE OF THE STATES,
EITHER HIGH OR LOW DEPENDING ON THE LEVELS OF V1 AND V1b WHEN THE TIA WENT TO CID, IS CANCELED OUT. THE QUANTIZER
DOES NOT RECOGNIZE THIS AS A VALID STATE.
4. THE DC OFFSET SLOWLY DISCHARGES UNTIL THE DIFFERENTIAL INPUT VOLTAGE EXCEEDS THE SENSITIVITY OF THE ADN2814. THE
QUANTIZER CAN RECOGNIZE BOTH HIGH AND LOW STATES AT THIS POINT.
Figure 25. Example of Baseline Wander
DC-COUPLED APPLICATION
The inputs to the ADN2814 can also be dc-coupled. This might
be necessary in burst mode applications, where there are long
periods of CIDs, and baseline wander cannot be tolerated. If the
inputs to the ADN2814 are dc-coupled, care must be taken not
to violate the input range and common-mode level require-
ments of the ADN2814 (see Figure 26 through Figure 28). If dc
coupling is required, and the output levels of the TIA do not
adhere to the levels shown in Figure 27, then level shifting
and/or an attenuator must be between the TIA outputs and the
ADN2814 inputs.
50
0.1
µF
50
3k
NIN
PIN
ADN2814
2.5V
VREF
50
50
TIA
VCC
Figure 26. DC-Coupled Application
PIN
VPP = PIN – NIN = 2 × VSE = 10mV AT SENSITIVITY
VSE = 5mV MIN
VCM = 2.3V MIN
(DC-COUPLED)
NIN
Figure 27. Minimum Allowed DC-Coupled Input Levels
PIN
VPP = PIN – NIN = 2 × VSE = 2.0V MAX
VSE = 1.0V MAX
VCM = 2.3V
(DC-COUPLED)
NIN
Figure 28. Maximum Allowed DC-Coupled Input Levels


Similar Part No. - ADN2814

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2814 AD-ADN2814_15 Datasheet
407Kb / 28P
   Data Recovery IC with Integrated Limiting Amp
REV. C
More results

Similar Description - ADN2814

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2816 AD-ADN2816 Datasheet
299Kb / 27P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. PrA
ADN2816 AD-ADN2816_15 Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
REV. C
ADN2812 AD-ADN2812 Datasheet
478Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2816ACPZ AD-ADN2816ACPZ Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2812ACPZ-RL7 AD-ADN2812ACPZ-RL7 Datasheet
409Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery
Rev. E
ADN2813 AD-ADN2813 Datasheet
522Kb / 28P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2807 AD-ADN2807 Datasheet
363Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
ADN2807 AD-ADN2807_15 Datasheet
534Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
ADN2815 AD-ADN2815 Datasheet
454Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. 0
ADN2815 AD-ADN2815_15 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com