Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74LVC241A Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. 74LVC241A
Description  Octal buffer/line driver with 5-volt tolerant inputs/outputs 3-State
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC241A Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button 74LVC241A Datasheet HTML 2Page - NXP Semiconductors 74LVC241A Datasheet HTML 3Page - NXP Semiconductors 74LVC241A Datasheet HTML 4Page - NXP Semiconductors 74LVC241A Datasheet HTML 5Page - NXP Semiconductors 74LVC241A Datasheet HTML 6Page - NXP Semiconductors 74LVC241A Datasheet HTML 7Page - NXP Semiconductors 74LVC241A Datasheet HTML 8Page - NXP Semiconductors 74LVC241A Datasheet HTML 9Page - NXP Semiconductors 74LVC241A Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
Philips Semiconductors
Product specification
74LVC241A
Octal buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
1998 May 20
6
AC WAVEFORMS
VM = 1.5 V at VCC ≥ 2.7 V
VM = 0.5 × VCC at VCC < 2.7 V
Vx = VOL + 0.3 V at VCC ≥ 2.7 V
Vx = VOL + 0.1 V × VCC at VCC < 2.7 V
VY = VOH – 0.3 V at VCC ≥ 2.7 V
VY = VOH – 0.1 × VCC at VCC < 2.7 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
SV00617
VM
1An, 2An
INPUTS
1Yn, 2Yn
OUTPUT
VM
tPLH
tPHL
GND
VOL
VI
VOH
Figure 1. Input (1An, 2An) to output (1Yn, 2Yn) propagation
delays.
SV00618
outputs
disabled
outputs
enabled
outputs
enabled
tPHZ
tPZH
tPZL
tPLZ
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
VM
VM
1OE INPUT
VX
VOL
VOH OUTPUT
VY
GND
GND
VCC OUTPUT
VI
VM
Figure 2. 3-state enable and disable times for input 1OE.
SV00619
outputs
disabled
outputs
enabled
outputs
enabled
tPHZ
tPZH
tPZL
tPLZ
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
VM
VM
2OE INPUT
VX
VOL
VOH OUTPUT
VY
GND
GND
VCC OUTPUT
VI
VM
Figure 3. 3-state enable and disable times for input 2OE.
TEST CIRCUIT
PULSE
GENERATOR
VI
RT
D.U.T.
VO
CL
50pF
S1
2 x VCC
Open
GND
500
500
VCC
VI
t 2.7V
VCC
2.7V – 3.6V
2.7V
Test
S1
GND
tPLZ/tPZL
2 x VCC
tPHZ/tPZH
tPLH/tPHL
Open
SY00003
VCC
Figure 4. Load circuitry for switching times.


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn