4 / 10 page
CY7C192
Document #: 38-05047 Rev. **
Page 4 of 10
Switching Characteristics Over the Operating Range[6]
7C192-12
7C192-15
7C192-20
7C192-25
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
tRC
Read Cycle Time
12
15
20
25
ns
tAA
Address to Data Valid
12
15
20
25
ns
tOHA
Output Hold from
Address Change
33
3
3
ns
tACE
CE LOW to
Data Valid
12
15
20
25
ns
tLZCE
CE LOW to
Low Z[7]
33
3
3
ns
tHZCE
CE HIGH to
High Z[7,8]
57
9
11
ns
tPU
CE LOW to
Power-Up
00
0
0
ns
tPD
CE HIGH to
Power-Down
12
15
20
25
ns
WRITE CYCLE[9]
tWC
Write Cycle Time
12
15
20
25
ns
tSCE
CE LOW to
Write End
910
15
18
ns
tAW
Address Set-Up to
Write End
910
15
20
ns
tHA
Address Hold from
Write End
00
0
0
ns
tSA
Address Set-Up to
Write Start
00
0
0
ns
tPWE
WE Pulse Width
8
9
15
18
ns
tSD
Data Set-Up to
Write End
89
10
10
ns
tHD
Data Hold from
Write End
00
0
0
ns
tLZWE
WE HIGH to
Low Z (7C192)[7]
33
3
3
ns
tHZWE
WE LOW to
High Z (7C192)[7,8]
77
10
11
ns
tDWE
WE LOW to Data Valid
(7C191)
12
15
20
25
ns
tADV
Data Valid to
Output Valid (7C191)
12
15
20
20
ns
tDCE
CE LOW to Data Valid
(7C191)
12
15
20
25
ns
Notes:
6.
Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 through -25 speeds, timing reference levels of
1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/IOH and 30-pF load capacitance.
7.
At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZWE is less than tLZWE for any given device. These parameters are guaranteed by
design and not 100% tested.
8.
tHZCE and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
9.
The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.