Electronic Components Datasheet Search |
|
X40431S14-A Datasheet(PDF) 6 Page - Xicor Inc. |
|
X40431S14-A Datasheet(HTML) 6 Page - Xicor Inc. |
6 / 24 page X40430/X40431 – Preliminary Information Characteristics subject to change without notice. 6 of 24 REV 1.2.3 11/28/00 www.xicor.com Note: This operation does not corrupt the memory array. Setting a Lower VTRIPx Voltage (x=1, 2, 3) In order to set VTRIPx to a lower voltage than the present value, then VTRIPx must first be “reset” accord- ing to the procedure described below. Once VTRIPx has been “reset”, then VTRIPx can be set to the desired voltage using the procedure described in “Setting a Higher VTRIPx Voltage”. Resetting the VTRIPx Voltage To reset a VTRIPx voltage, apply the programming volt- age (Vp) to the WDO pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h followed by the Byte Address 03h for VTRIP1, 0Bh for VTRIP2, and 0Fh for VTRIP3, followed by 00h for the Data Byte in order to reset VTRIPx. The STOP bit following a valid write operation initiates the programming sequence. Pin WDO must then be brought LOW to complete the operation. After being reset, the value of VTRIPx becomes a nomi- nal value of 1.7V or lesser. Note: This operation does not corrupt the memory array. Control Register The Control Register provides the user a mechanism for changing the Block Lock and Watchdog Timer set- tings. The Block Lock and Watchdog Timer bits are nonvolatile and do not change when power is removed. The Control Register is accessed with a special pre- amble in the slave byte (1011) and is located at address 1FFh. It can only be modified by performing a byte write operation directly to the address of the regis- ter and only one data byte is allowed for each register write operation. Prior to writing to the Control Register, the WEL and RWEL bits must be set using a two step process, with the whole sequence requiring 3 steps. See "Writing to the Control Registers" on page 7. The user must issue a stop, after sending this byte to the register, to initiate the nonvolatile cycle that stores WD1, WD0, PUP1, PUP0, BP1, and BP0. The X40430 will not acknowledge any data bytes written after the first byte is entered. The state of the Control Register can be read at any time by performing a random read at address 1FFh, using the special preamble. Only one byte is read by each register read operation. The master should supply a stop condition to be consistent with the bus protocol. RWEL: Register Write Enable Latch (Volatile) The RWEL bit must be set to “1” prior to a write to the Control Register. 7 6 543 21 0 PUP1 WD1 WD0 BP1 BP0 RWEL WEL PUP0 Figure 5. Sample VTRIP Reset Circuit 1 6 2 7 14 13 9 8 X40430 VTRIP1 Adj. VP SDA SCL µC Adjust Run V2FAIL VTRIP2 Adj. RESET |
Similar Part No. - X40431S14-A |
|
Similar Description - X40431S14-A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |