Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC4051 Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. 74HC4051
Description  8-channel analog multiplexer/demultiplexer
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

74HC4051 Datasheet(HTML) 2 Page - NXP Semiconductors

 
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
December 1990
2
Philips Semiconductors
Product specification
8-channel analog
multiplexer/demultiplexer
74HC/HCT4051
FEATURES
• Wide analog input voltage range: ± 5V.
• Low “ON” resistance:
80
Ω (typ.) at VCC − VEE = 4.5 V
70
Ω (typ.) at VCC − VEE = 6.0 V
60
Ω (typ.) at VCC − VEE = 9.0 V
• Logic level translation:
to enable 5 V logic to communicate with
± 5 V analog
signals
• Typical “break before make” built in
• Output capability: non-standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4051 are high-speed Si-gate CMOS
devices and are pin compatible with the “4051” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4051 are 8-channel analog
multiplexers/demultiplexers with three digital select inputs
(S0 to S2), an active LOW enable input (E), eight
independent inputs/outputs (Y0 to Y7) and a common
input/output (Z).
With E LOW, one of the eight switches is selected (low
impedance ON-state) by S0 to S2. With E HIGH, all
switches are in the high impedance OFF-state,
independent of S0 to S2.
VCC and GND are the supply voltage pins for the digital
control inputs (S0 to S2, and E). The VCC to GND ranges
are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The
analog inputs/outputs (Y0 to Y7, and Z) can swing between
VCC as a positive limit and VEE as a negative limit.
VCC − VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is
connected to GND (typically ground).
QUICK REFERENCE DATA
VEE = GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi + ∑{ (CL +CS )× VCC2 × fo } where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ {(CL +CS)× VCC2 × fo } = sum of outputs
CL = output load capacitance in pF
CS = max. switch capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPZH/ tPZL
turn “ON” time
CL = 15 pF; RL =1kΩ;
VCC =5V
E to Vos
22
22
ns
Sn to Vos
20
24
ns
tPHZ/ tPLZ
turn “OFF” time
E to Vos
18
16
ns
Sn to Vos
19
20
ns
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation capacitance per switch
notes 1 and 2
25
25
pF
CS
max. switch capacitance
independent (Y)
5
5
pF
common
(Z)
25
25
pF


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn