Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1381D-100BZC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1381D-100BZC
Description  18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1381D-100BZC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1381D-100BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 13Page - Cypress Semiconductor CY7C1381D-100BZC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
PRELIMINARY
CY7C1381D
CY7C1383D
Document #: 38-05544 Rev. *A
Page 10 of 29
IEEE 1149.1 Serial Boundary Scan (JTAG)
The CY7C1381D/CY7C1383D incorporates a serial boundary
scan test access port (TAP) in the BGA package only. The
TQFP package does not offer this functionality. This part
operates in accordance with IEEE Standard 1149.1-1900, but
doesn’t have the set of functions required for full 1149.1
compliance. These functions from the IEEE specification are
excluded because their inclusion places an added delay in the
critical speed path of the SRAM. Note the TAP controller
functions in a manner that does not conflict with the operation
of other devices using 1149.1 fully compliant TAPs. The TAP
operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.
The CY7C1381D/CY7C1383D contains a TAP controller,
instruction register, boundary scan register, bypass register,
and ID register.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternately
be connected to VDD through a pull-up resistor. TDO should be
left unconnected. Upon power-up, the device will come up in
a reset state which will not interfere with the operation of the
device.
TAP Controller State Diagram
The 0/1 next to each state represents the value of TMS at the
rising edge of TCK.
Test Access Port (TAP)
Test Clock (TCK)
The test clock is used only with the TAP controller. All inputs
are captured on the rising edge of TCK. All outputs are driven
from the falling edge of TCK.
Test MODE SELECT (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. It is allowable to
leave this ball unconnected if the TAP is not used. The ball is
pulled up internally, resulting in a logic HIGH level.
Test Data-In (TDI)
Truth Table for Read/Write[3,8]
Function (CY7C1383D)
GW
BWE
BWB
BWA
Read
H
H
X
X
Read
H
L
H
H
Write Byte A – ( DQA and DQPA)H
L
H
L
Write Byte B – ( DQB and DQPB)H
L
L
H
Write All Bytes
H
L
L
L
Write All Bytes
L
X
X
X
TEST-LOGIC
RESET
RUN-TEST/
IDLE
SELECT
DR-SCAN
SELECT
IR-SCAN
CAPTURE-DR
SHIFT-DR
CAPTURE-IR
SHIFT-IR
EXIT1-DR
PAUSE-DR
EXIT1-IR
PAUSE-IR
EXIT2-DR
UPDATE-DR
EXIT2-IR
UPDATE-IR
1
1
1
0
1
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0


Similar Part No. - CY7C1381D-100BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381D-100BZC CYPRESS-CY7C1381D-100BZC Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
More results

Similar Description - CY7C1381D-100BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381CV25 CYPRESS-CY7C1381CV25 Datasheet
501Kb / 35P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D CYPRESS-CY7C1381D_07 Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381DV25 CYPRESS-CY7C1381DV25 Datasheet
1Mb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C CYPRESS-CY7C1383C Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1441AV25 CYPRESS-CY7C1441AV25 Datasheet
529Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1441AV33 CYPRESS-CY7C1441AV33 Datasheet
572Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1371D CYPRESS-CY7C1371D_07 Datasheet
1,011Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371C CYPRESS-CY7C1371C Datasheet
791Kb / 33P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1371D CYPRESS-CY7C1371D Datasheet
447Kb / 30P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
CY7C1371DV25 CYPRESS-CY7C1371DV25 Datasheet
444Kb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com