Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC273 Datasheet(PDF) 5 Page - NXP Semiconductors

Part No. 74HC273
Description  Octal D-type flip-flop with reset; positive-edge trigger
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC273 Datasheet(HTML) 5 Page - NXP Semiconductors

  74HC273 Datasheet HTML 1Page - NXP Semiconductors 74HC273 Datasheet HTML 2Page - NXP Semiconductors 74HC273 Datasheet HTML 3Page - NXP Semiconductors 74HC273 Datasheet HTML 4Page - NXP Semiconductors 74HC273 Datasheet HTML 5Page - NXP Semiconductors 74HC273 Datasheet HTML 6Page - NXP Semiconductors 74HC273 Datasheet HTML 7Page - NXP Semiconductors 74HC273 Datasheet HTML 8Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
September 1993
5
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset;
positive-edge trigger
74HC/HCT273
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85
−40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Qn
41
15
13
150
30
26
185
37
31
225
45
38
ns
2.0
4.5
6.0
Fig.6
tPHL
propagation delay
MR to Qn
44
16
14
150
30
26
185
37
31
225
45
38
ns
2.0
4.5
6.0
Fig.7
tTHL/ tTLH
output transition time
19
7
6
75
15
13
95
19
15
110
22
19
ns
2.0
4.5
6.0
Fig.6
tW
clock pulse width
HIGH or LOW
80
16
14
14
5
4
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
tW
master reset pulse width
LOW
60
12
10
17
6
5
75
15
13
90
18
15
ns
2.0
4.5
6.0
Fig.7
trem
removal time
MR to CP
50
10
9
−6
−2
−2
65
13
11
75
15
13
ns
2.0
4.5
6.0
Fig.7
tsu
set-up time
Dn to CP
60
12
10
11
4
3
75
15
13
90
18
15
ns
2.0
4.5
6.0
Fig.8
th
hold time
Dn to CP
3
3
3
−6
−2
−2
3
3
3
3
3
3
ns
2.0
4.5
6.0
Fig.8
fmax
maximum clock pulse
frequency
6.0
30
35
20.6
103
122
4.8
24
28
4.0
20
24
MHz
2.0
4.5
6.0
Fig.6


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn