2 / 24 page
PRELIMINARY
CY7C1510V18
CY7C1525V18
CY7C1512V18
CY7C1514V18
Document #: 38-05489 Rev. *A
Page 2 of 24
Logic Block Diagram (CY7C1510V18)
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[7:0]
Read Data Reg.
RPS
WPS
Q[7:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
8
22
8
16
8
NWS[1:0]
VREF
8
A(21:0)
22
C
C
8
Write
Reg
Write
Reg
CQ
CQ
8
DOFF
Logic Block Diagram (CY7C1525V18)
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[8:0]
Read Data Reg.
RPS
WPS
Q[8:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
9
22
9
18
9
BWS[0]
VREF
9
A(21:0)
22
C
C
9
Write
Reg
Write
Reg
CQ
CQ
9
DOFF