Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1362C-166BZC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1362C-166BZC
Description  9-Mbit (256K x 36/512K x 18) Pipelined SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1362C-166BZC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1362C-166BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1362C-166BZC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 31 page
background image
PRELIMINARY
CY7C1360C
CY7C1362C
Document #: 38-05540 Rev. *C
Page 9 of 31
Because the CY7C1360C/CY7C1362C is a common I/O
device, the Output Enable (OE) must be deasserted HIGH
before presenting data to the DQs inputs. Doing so will
three-state the output drivers. As a safety precaution, DQs are
automatically three-stated whenever a Write cycle is detected,
regardless of the state of OE.
Burst Sequences
The CY7C1360C/CY7C1362C provides a two-bit wraparound
counter, fed by A1, A0, that implements either an interleaved
or linear burst sequence. The interleaved burst sequence is
designed specifically to support Intel Pentium applications.
The linear burst sequence is designed to support processors
that follow a linear burst sequence. The burst sequence is user
selectable through the MODE input.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both Read and Write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CE1, CE2, CE3
[2], ADSP, and ADSC must
remain inactive for the duration of tZZREC after the ZZ input
returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1, A0
Second
Address
A1, A0
Third
Address
A1, A0
Fourth
Address
A1, A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1, A0
Second
Address
A1, A0
Third
Address
A1, A0
Fourth
Address
A1, A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min.
Max.
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD – 0.2V
50
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
tZZI
ZZ Active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current
This parameter is sampled
0
ns
Truth Table [3, 4, 5, 6, 7, 8]
Operation
Address
Used
CE1
CE2 CE3 ZZ ADSP ADSC ADV WRITE OE CLK
DQ
Deselect Cycle, Power Down
None
H
X
X
L
X
L
X
X
X
L-H
Three-State
Deselect Cycle, Power Down
None
L
L
X
L
L
X
X
X
X
L-H
Three-State
Deselect Cycle, Power Down
None
L
X
H
L
L
X
X
X
X
L-H
Three-State
Deselect Cycle, Power Down
None
L
L
X
L
H
L
X
X
X
L-H
Three-State
Deselect Cycle, Power Down
None
L
X
H
L
H
L
X
X
X
L-H
Three-State
Sleep Mode, Power Down
None
X
X
X
H
X
X
X
X
X
X
Three-State
READ Cycle, Begin Burst
External
L
H
L
L
L
X
X
X
L
L-H
Q
READ Cycle, Begin Burst
External
L
H
L
L
L
X
X
X
H
L-H
Three-State
Notes:
3. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. CE1, CE2, and CE3 are available only in the TQFP package. BGA package has only two chip selects CE1 and CE2.
7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWX. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to three-state. OE is
a don't care for the remainder of the Write cycle
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Three-State when
OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).


Similar Part No. - CY7C1362C-166BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1362C-166BZC CYPRESS-CY7C1362C-166BZC Datasheet
521Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
More results

Similar Description - CY7C1362C-166BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C_06 Datasheet
521Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1366C CYPRESS-CY7C1366C_06 Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366C CYPRESS-CY7C1366C Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1354DV25 CYPRESS-CY7C1354DV25 Datasheet
869Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354CV25 CYPRESS-CY7C1354CV25_06 Datasheet
492Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1354C CYPRESS-CY7C1354C_06 Datasheet
516Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1366A CYPRESS-CY7C1366A Datasheet
307Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM
CY7C1354CV25 CYPRESS-CY7C1354CV25 Datasheet
338Kb / 25P
   9-Mbit ( 256K x 36/512K x 18 ) Pipelined SRAM with NoBL-TM Architecture
CY7C1361B CYPRESS-CY7C1361B Datasheet
856Kb / 34P
   9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com