Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC175 Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. 74HC175
Description  Quad D-type flip-flop with reset; positive-edge trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC175 Datasheet(HTML) 2 Page - NXP Semiconductors

  74HC175 Datasheet HTML 1Page - NXP Semiconductors 74HC175 Datasheet HTML 2Page - NXP Semiconductors 74HC175 Datasheet HTML 3Page - NXP Semiconductors 74HC175 Datasheet HTML 4Page - NXP Semiconductors 74HC175 Datasheet HTML 5Page - NXP Semiconductors 74HC175 Datasheet HTML 6Page - NXP Semiconductors 74HC175 Datasheet HTML 7Page - NXP Semiconductors 74HC175 Datasheet HTML 8Page - NXP Semiconductors 74HC175 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
1998 Jul 08
2
Philips Semiconductors
Product specification
Quad D-type flip-flop with reset; positive-edge trigger
74HC/HCT175
FEATURES
• Four edge-triggered D flip-flops
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT175 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT175 have four edge-triggered, D-type
flip-flops with individual D inputs and both Q and Q
outputs.
The common clock (CP) and master reset (MR) inputs load
and reset (clear) all flip-flops simultaneously.
The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the
corresponding output (Qn) of the flip-flop.
All Qn outputs will be forced LOW independently of clock
or data inputs by a LOW voltage level on the MR input.
The device is useful for applications where both the true
and complement outputs are required and the clock and
master reset are common to all storage elements.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL
propagation delay
CL = 15 pF; VCC =5 V
CP to Qn, Qn
17
16
ns
MR to Qn
15
19
ns
tPLH
propagation delay
CP to Qn, Qn
17
16
ns
MR to Qn
15
16
ns
fmax
maximum clock frequency
83
54
MHz
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation capacitance per flip-flop notes 1 and 2
32
34
pF


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn