Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC175 Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. 74HC175
Description  Quad D-type flip-flop with reset; positive-edge trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC175 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button 74HC175 Datasheet HTML 2Page - NXP Semiconductors 74HC175 Datasheet HTML 3Page - NXP Semiconductors 74HC175 Datasheet HTML 4Page - NXP Semiconductors 74HC175 Datasheet HTML 5Page - NXP Semiconductors 74HC175 Datasheet HTML 6Page - NXP Semiconductors 74HC175 Datasheet HTML 7Page - NXP Semiconductors 74HC175 Datasheet HTML 8Page - NXP Semiconductors 74HC175 Datasheet HTML 9Page - NXP Semiconductors 74HC175 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
1998 Jul 08
6
Philips Semiconductors
Product specification
Quad D-type flip-flop with reset; positive-edge trigger
74HC/HCT175
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (
∆I
CC) for a unit load of 1 is given in the family specifications.
To determine
∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
INPUT
UNIT LOAD COEFFICIENT
MR
1.00
CP
0.60
Dn
0.40
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT
VCC
(V)
WAVEFORMS
+25
−40 to +85 −40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Qn, Qn
19
33
41
50
ns
4.5
Fig.6
tPHL
propagation delay
MR to Qn
22
38
48
57
ns
4.5
Fig.8
tPLH
propagation delay
MR to Qn
19
35
44
53
ns
4.5
Fig.8
tTHL/ tTLH
output transition time
7
15
19
22
ns
4.5
Fig.6
tW
clock pulse width
HIGH or LOW
20
12
25
30
ns
4.5
Fig.6
tW
master reset pulse width
LOW
20
11
25
30
ns
4.5
Fig.8
trem
removal time
MR to CP
5
−10
5
5
ns
4.5
Fig.8
tsu
set-up time
Dn to CP
16
5
20
24
ns
4.5
Fig.7
th
hold time
CP to Dn
5
0
5
5
ns
4.5
Fig.7
fmax
maximum clock pulse
frequency
25
49
20
17
MHz
4.5
Fig.6


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn