Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC175 Datasheet(PDF) 5 Page - NXP Semiconductors

Part No. 74HC175
Description  Quad D-type flip-flop with reset; positive-edge trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC175 Datasheet(HTML) 5 Page - NXP Semiconductors

  74HC175 Datasheet HTML 1Page - NXP Semiconductors 74HC175 Datasheet HTML 2Page - NXP Semiconductors 74HC175 Datasheet HTML 3Page - NXP Semiconductors 74HC175 Datasheet HTML 4Page - NXP Semiconductors 74HC175 Datasheet HTML 5Page - NXP Semiconductors 74HC175 Datasheet HTML 6Page - NXP Semiconductors 74HC175 Datasheet HTML 7Page - NXP Semiconductors 74HC175 Datasheet HTML 8Page - NXP Semiconductors 74HC175 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
1998 Jul 08
5
Philips Semiconductors
Product specification
Quad D-type flip-flop with reset; positive-edge trigger
74HC/HCT175
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85
−40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Qn, Qn
55
175
220
265
ns
2.0
Fig.6
20
35
44
53
4.5
16
30
37
45
6.0
tPHL/ tPLH
propagation delay
MR to Qn, Qn
50
150
190
225
ns
2.0
Fig.8
18
30
38
45
4.5
14
26
33
38
6.0
tTHL/ tTLH
output transition time
19
75
95
110
ns
2.0
Fig.6
7
15
19
22
4.5
6
13
16
19
6.0
tW
clock pulse width
HIGH or LOW
80
22
100
120
ns
2.0
Fig.6
16
8
20
24
4.5
14
6
17
20
6.0
tW
master reset pulse width
LOW
80
19
100
120
ns
2.0
Fig.8
16
7
20
24
4.5
14
6
17
20
6.0
trem
removal time
MR to CP
5
−33
5
5
ns
2.0
Fig.8
5
−12
5
5
4.5
5
−10
5
5
6.0
tsu
set-up time
Dn to CP
80
3
100
120
ns
2.0
Fig.7
16
1
20
24
4.5
14
1
17
20
6.0
th
hold time
CP to Dn
25
2
30
40
ns
2.0
Fig.7
5
0
6
8
4.5
4
0
5
7
6.0
fmax
maximum clock pulse
frequency
6.0
25
4.8
4.0
MHz
2.0
Fig.6
30
75
24
20
4.5
35
89
28
24
6.0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn