Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W3H32M72E-SBI Datasheet(PDF) 10 Page - White Electronic Designs Corporation

Part # W3H32M72E-SBI
Description  32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3H32M72E-SBI Datasheet(HTML) 10 Page - White Electronic Designs Corporation

Back Button W3H32M72E-SBI Datasheet HTML 6Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 7Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 8Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 9Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 10Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 11Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 12Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 13Page - White Electronic Designs Corporation W3H32M72E-SBI Datasheet HTML 14Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
W3H32M72E-XSBX
10
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
February 2006
Rev. 2
PRELIMINARY*
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
MODE REGISTER (MR)
The mode register is used to define the specific mode of
operation of the DDR2 SDRAM. This definition includes
the selection of a burst length, burst type, CL, operating
mode, DLL RESET, write recovery, and power-down mode,
as shown in Figure 5. Contents of the mode register can be
altered by re-executing the LOAD MODE (LM) command.
If the user chooses to modify only a subset of the MR
variables, all variables (M0–M14) must be programmed
when the command is issued.
The mode register is programmed via the LM command
(bits BA1–BA0 = 0, 0) and other bits (M12–M0) will retain
the stored information until it is programmed again or
the device loses power (except for bit M8, which is self-
clearing). Reprogramming the mode register will not alter
the contents of the memory array, provided it is performed
correctly.
The LM command can only be issued (or reissued) when all
banks are in the precharged state (idle state) and no bursts
are in progress. The controller must wait the specified
time tMRD before initiating any subsequent operations
such as an ACTIVE command. Violating either of these
requirements will result in unspecified operation.
BURST LENGTH
Burst length is defined by bits M0–M3, as shown in Figure
5. Read and write accesses to the DDR2 SDRAM are
burst-oriented, with the burst length being programmable
to either four or eight. The burst length dete rmines
the maximum number of column locations that can be
accessed for a given READ or WRITE command.
When a READ or WRITE command is issued, a block of
columns equal to the burst length is effectively selected.
All accesses for that burst take place within this block,
meaning that the burst will wrap within the block if a
boundary is reached. The block is uniquely selected by
A2–Ai when BL = 4 and by A3–Ai when BL = 8 (where
Ai is the most significant column address bit for a given
configuration). The remaining (least significant) address
bit(s) is (are) used to select the starting location within the
block. The programmed burst length applies to both READ
and WRITE bursts.
BURST TYPE
Accesses within a given burst may be programmed to be
either sequential or interleaved. The burst type is selected
via bit M3, as shown in Figure 5. The ordering of accesses
within a burst is determined by the burst length, the burst
type, and the starting column address, as shown in Table
2. DDR2 SDRAM supports 4-bit burst mode and 8-bit burst
mode only. For 8-bit burst mode, full interleave address
ordering is supported; however, sequential address
ordering is nibble-based.
Burst Length
CAS# Latency BT
PD
A9
A7 A6 A5 A4 A3
A8
A2 A1 A0
Mode Register (Mx)
Address Bus
97
6
5
4
3
82
1
0
A10
A12 A11
BA0
BA1
10
11
12
13
01
14
Burst Length
Reserved
Reserved
4
8
Reserved
Reserved
Reserved
Reserved
M0
0
1
0
1
0
1
0
1
M1
0
0
1
1
0
0
1
1
M2
0
0
0
0
1
1
1
1
0
1
Burst Type
Sequential
Interleaved
M3
CAS Laten cy (CL)
Reserved
Reserved
Reserved
3
4
5
6
Reserved
M4
0
1
0
1
0
1
0
1
M5
0
0
1
1
0
0
1
1
M6
0
0
0
0
1
1
1
1
0
1
Mo de
Normal
Test
M7
15
DLL TM
0
1
DLL Reset
No
Yes
M8
WRITE RECOVERY
Reserved
2
3
4
5
6
Reserved
Reserved
M9
0
1
0
1
0
1
0
1
M10
0
0
1
1
0
0
1
1
M11
0
0
0
0
1
1
1
1
WR
A13
MR
0
1
0
1
Mo de Register Definition
Mode Register (MR)
Extended Mode Register (EMR)
Extended Mode Register (EMR2)
Extended Mode Register (EMR3)
M15
0
0
1
1
0
1
PD mode
Fast Exit
(Normal)
Slow Exit
(Low Power)
M12
M14
FIGURE 5 – MODE REGISTER (MR) DEFINITION
Note: 1. Not used on this part


Similar Part No. - W3H32M72E-SBI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3H32M64E-400ES WEDC-W3H32M64E-400ES Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESC WEDC-W3H32M64E-400ESC Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESI WEDC-W3H32M64E-400ESI Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESM WEDC-W3H32M64E-400ESM Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400SB WEDC-W3H32M64E-400SB Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
More results

Similar Description - W3H32M72E-SBI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3H32M64E-XSBX WEDC-W3H32M64E-XSBX Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-XSBX WEDC-W3H64M72E-XSBX Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
logo
Winbond
W972GG8JB WINBOND-W972GG8JB_12 Datasheet
1Mb / 87P
   32M x 8 BANKS x 8 BIT DDR2 SDRAM
logo
Elpida Memory
EDE5116AFSE ELPIDA-EDE5116AFSE Datasheet
681Kb / 65P
   512M bits DDR2 SDRAM (32M words x 16 bits)
logo
Winbond
W972GG8JB-3-TR WINBOND-W972GG8JB-3-TR Datasheet
1Mb / 87P
   32M 8 BANKS 8 BIT DDR2 SDRAM
W972GG8JB WINBOND-W972GG8JB Datasheet
1Mb / 86P
   32M ??8 BANKS ??8 BIT DDR2 SDRAM
logo
Siemens Semiconductor G...
HYS6472V16200GU SIEMENS-HYS6472V16200GU Datasheet
84Kb / 17P
   3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules
logo
Mosel Vitelic, Corp
V437332S04V MOSEL-V437332S04V Datasheet
301Kb / 12P
   3.3 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC SDRAM MODULE
V437432E24V MOSEL-V437432E24V Datasheet
309Kb / 13P
   3.3 VOLT 32M x 72 HIGH PERFORMANCE REGISTERED SDRAM ECC MODULE
V827332K04S MOSEL-V827332K04S Datasheet
277Kb / 14P
   2.5 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com