Electronic Components Datasheet Search |
|
W3HG264M72EER534AD7XG Datasheet(PDF) 11 Page - White Electronic Designs Corporation |
|
W3HG264M72EER534AD7XG Datasheet(HTML) 11 Page - White Electronic Designs Corporation |
11 / 14 page W3HG264M72EER-AD7 December 2005 Rev. 0 ADVANCED 11 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs 26. ODT turn-off time tAOF (MIN) is when the device starts to turn off ODT resistance. ODT turn off time tAOF (MAX) is when the bus is in high impedance. Both are measured from tAOFD. 27. This parameter has a two clock minimum requirement at any tCK. 28. tDELAY is calculated from tIS + tCK + tIH so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition. 29. tISXR is equal to tIS and is used for CKE setup time during self refresh exit. 30. No more than 4 bank ACTIVE commands may be issued in a given tFAW (MIN) period. tRRRD (MIN) restriction still applies. The tFAW (MIN) parameter applies to all 8 bank DDR2 devices, regardless of the number of banks already open or closed. 31. tRPA timing applies when the PRECHARGE(ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, tRP timing applies. tRPA (MIN) applies to all 8-bank DDR2 devices. 32. Value is minimum pulse width, not the number of clock registrations. 33. Applicable to Read cycles only. Write cycles generally require additional time due to Write recovery time (tWR) during arto precharge. 34. tCKE (MIN) of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + 2* tCK + tIH. 35. This parameter is not referenced to a specific voltage level, but specified when the device output is no longer driving (tRPST) or beginning to drive (tRPRE). 36. When DQS is used single-ended, the minimum limit is reduced by 100ps. |
Similar Part No. - W3HG264M72EER534AD7XG |
|
Similar Description - W3HG264M72EER534AD7XG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |