Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W3H32M72E-400ESM Datasheet(PDF) 6 Page - White Electronic Designs Corporation

Part # W3H32M72E-400ESM
Description  32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3H32M72E-400ESM Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Back Button W3H32M72E-400ESM Datasheet HTML 2Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 3Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 4Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 5Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 6Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 7Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 8Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 9Page - White Electronic Designs Corporation W3H32M72E-400ESM Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 30 page
background image
W3H32M72E-XSBX
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
February 2006
Rev. 2
PRELIMINARY*
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
DESCRIPTION
The 2Gb DDR2 SDRAM is a high-speed CMOS, dynamic
random-access memory containing 2,147,483,648 bits.
Each of the five ships in the MCP are internally configured
as 4-bank DRAM. The block diagram of the device is
shown in Figure 2. Ball assignments and are shown in
Figure 3.
The 2Gb DDR2 SDRAM uses a double-data-rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 4n-prefetch
architecture, with an interface designed to transfer two data
words per clock cycle at the I/O balls. A single read or write
access for the 2Gb DDR2 SDRAM effectively consists of
a single 4n-bit-wide, one-clock-cycle data transfer at the
internal DRAM core and four corresponding n-bit-wide,
one-half-clock-cycle data transfers at the I/O balls.
A bidirectional data strobe (DQS, DQS#) is transmitted
externally, along with data, for use in data capture at the
receiver. DQS is a strobe transmitted by the DDR2 SDRAM
during READs and by the memory controller during
WRITEs. DQS is edge-aligned with data for READs and
center-aligned with data for WRITEs. There are strobes,
one for the lower byte (LDQS, LDQS#) and one for the
upper byte (UDQS, UDQS#).
The 2Gb DDR2 SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK#
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR2 SDRAM are burst
oriented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed. The address bits registered
coincident with the READ or WRITE command are used
to select the bank and the starting column location for the
burst access.
The DDR2 SDRAM provides for programmable read
or write burst lengths of four or eight locations. DDR2
SDRAM supports interrupting a burst read of eight with
another read, or a burst write of eight with another write.
An auto precharge function may be enabled to provide a
self-timed row precharge that is initiated at the end of the
burst access.
As with standard DDR SDRAMs, the pipelined, multibank
architecture of DDR2 SDRAMs allows for concurrent
operation, thereby providing high, effective bandwidth by
hiding row precharge and activation time.
A self refresh mode is provided, along with a power-saving
power-down mode.
All inputs are compatible with the JEDEC standard for
SSTL_18. All full drive-strength outputs are SSTL_18-
compatible.
GENERAL NOTES
The functionality and the timing specifications
discussed in this data sheet are for the DLL-
enabled mode of operation.
Throughout the data sheet, the various figures and
text refer to DQs as “DQ.” The DQ term is to be
interpreted as any and all DQ collectively, unless
specifically stated otherwise. Additionally, each chip
is divided into 2 bytes, the lower byte and upper
byte. For the lower byte (DQ0–DQ7), DM refers to
LDM and DQS refers to LDQS. For the upper byte
(DQ8–DQ15), DM refers to UDM and DQS refers to
UDQS. Note that the there is no upper byte for U4
and therefore no UDM4.
Complete functionality is described throughout
the document and any page or diagram may have
been simplified to convey a topic and may not be
inclusive of all requirements.
Any specific requirement takes precedence over a
general statement.
INITIALIZATION
DDR2 SDRAMs must be powered up and initialized
in a predefined manner. Operational procedures other
than those specified may result in undefined operation.
The following sequence is required for power up and
initialization and is shown in Figure 4 on page 8.
1.
Applying power; if CKE is maintained below 0.2 x
VCCQ, outputs remain disabled. To guarantee RTT
(ODT resistance) is off, VREF must be valid and a


Similar Part No. - W3H32M72E-400ESM

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3H32M64E-400ES WEDC-W3H32M64E-400ES Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESC WEDC-W3H32M64E-400ESC Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESI WEDC-W3H32M64E-400ESI Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400ESM WEDC-W3H32M64E-400ESM Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H32M64E-400SB WEDC-W3H32M64E-400SB Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
More results

Similar Description - W3H32M72E-400ESM

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3H32M64E-XSBX WEDC-W3H32M64E-XSBX Datasheet
231Kb / 6P
   32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-XSBX WEDC-W3H64M72E-XSBX Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
logo
Winbond
W972GG8JB WINBOND-W972GG8JB_12 Datasheet
1Mb / 87P
   32M x 8 BANKS x 8 BIT DDR2 SDRAM
logo
Elpida Memory
EDE5116AFSE ELPIDA-EDE5116AFSE Datasheet
681Kb / 65P
   512M bits DDR2 SDRAM (32M words x 16 bits)
logo
Winbond
W972GG8JB-3-TR WINBOND-W972GG8JB-3-TR Datasheet
1Mb / 87P
   32M 8 BANKS 8 BIT DDR2 SDRAM
W972GG8JB WINBOND-W972GG8JB Datasheet
1Mb / 86P
   32M ??8 BANKS ??8 BIT DDR2 SDRAM
logo
Siemens Semiconductor G...
HYS6472V16200GU SIEMENS-HYS6472V16200GU Datasheet
84Kb / 17P
   3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules
logo
Mosel Vitelic, Corp
V437332S04V MOSEL-V437332S04V Datasheet
301Kb / 12P
   3.3 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC SDRAM MODULE
V437432E24V MOSEL-V437432E24V Datasheet
309Kb / 13P
   3.3 VOLT 32M x 72 HIGH PERFORMANCE REGISTERED SDRAM ECC MODULE
V827332K04S MOSEL-V827332K04S Datasheet
277Kb / 14P
   2.5 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com