Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EM6617 Datasheet(PDF) 33 Page - EM Microelectronic - MARIN SA

Part No. EM6617
Description  Ultra Low Power Microcontroller with ADC AND EEPROM
Download  65 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EMMICRO [EM Microelectronic - MARIN SA]
Homepage  http://www.emmicroelectronic.com
Logo EMMICRO - EM Microelectronic - MARIN SA

EM6617 Datasheet(HTML) 33 Page - EM Microelectronic - MARIN SA

Back Button EM6617 Datasheet HTML 29Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 30Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 31Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 32Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 33Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 34Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 35Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 36Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 37Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 65 page
background image
EM6617
Copyright
© 2005, EM Microelectronic-Marin SA
33
www.emmicroelectronic.com
10. 2-Channel ADC (8-bit digital converter)
The EM6617 contains one 8-bit ADC with 2 independent input channels. In addition one can choose also Vref and
Vgnd as ADC input. The control logic uses an internal analogue multiplexor to select the channel to be converted.
When data conversion is complete, indicated by a DATA VALID signal, the control logic saves the converted
value in the
RegADCDataH and the Shadow Low registers. RegADCDataL registers is updated when reading
the
RegADCDataH register. At the end of conversion an interrupt IRQADC is sent to the
µP. The architecture of
the ADC is illustrated in Figure 25.
The ADC 8 bit contains an
inherent sample and hold
function : the input voltage
is
sampled
during
acquisition phase (2 clock
cycles) and is held until
the
end
of
conversion.
Total conversion time is 10
clock cycles.
Figure 25. ADC 8 Bit Architecture
8-BIT CHARGE
REDISTRIBUTION
ADC CORE
4-Bit Internal Data Bus
RdHigh
IRQ
RdLow
RegADCDataL
RdLow
Shadow Low
RegADCDataH
RdHigh
4
SVref1/2Sel
Start
Convert
Channel
select
Vgnd
VrefInt
Vref1
Vref2
Vref
Vin
Convert
Data[7 :1]
Data Valid
AIN
BIN
0
3
1
2
8
2
VDD
Vgnd
VDD
VSS
IRQADC
Ck[16]
Control
Logic
External
Figure 26. ADC 8 Bit Timing
Start Convert
ADC Clock
1
9
8
7
6
5
4
3
2
10
Data Valid
Re-sampling
8 clocks conversion
Sample&Hold
IRQADC


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn