Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EM6617 Datasheet(PDF) 41 Page - EM Microelectronic - MARIN SA

Part No. EM6617
Description  Ultra Low Power Microcontroller with ADC AND EEPROM
Download  65 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EMMICRO [EM Microelectronic - MARIN SA]
Homepage  http://www.emmicroelectronic.com
Logo EMMICRO - EM Microelectronic - MARIN SA

EM6617 Datasheet(HTML) 41 Page - EM Microelectronic - MARIN SA

Back Button EM6617 Datasheet HTML 37Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 38Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 39Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 40Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 41Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 42Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 43Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 44Page - EM Microelectronic - MARIN SA EM6617 Datasheet HTML 45Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 65 page
background image
EM6617
Copyright
© 2005, EM Microelectronic-Marin SA
41
www.emmicroelectronic.com
14. RAM
The EM6617 has two 64x4 bit RAM’s built-in.
The main RAM (RAM1) is direct addressable on addresses decimal(0 to 63). A second RAM (RAM2) is indirect
addressable on addresses 64,65, 66 and 67 together with the index from RegIndexAdr.
The RAM2 addressing is indirect using the RegIndexAdr value as an offset to the directly addressed base
RAM2_0, RAM2_1 , RAM2_2 or RAM2_3 registers.
To write or read the RAM2 the user has first to set the offset value in the
RegIndexAdr register. The actual
access then is made on the RAM2 base addresses
RAM2_0 , RAM2_1, RAM2_2 or RAM2_3. Refer to Figure
30. Ram Architecture, for the address mapping.
i.e. Writing hex(5) to Ram2 add location 30: First write hex(E) to RegIndexAdr, then write hex(5) to RAM2_1
RAM Extension : Unused R/W Registers can often be used as possible RAM extension. Be careful not to use
register which start, stop, or reset some functions.
Figure 30. Ram Architecture
RAM1_63
RAM1_62
RAM1_61
RAM1_60
4 bit R/W
RegIndexAdr[F]
RegIndexAdr[E]
4 bit R/W
...
...
RegIndexAdr[1]
4 bit R/W
4 bit R/W
RegIndexAdr[0]
RAM1_0
4 bit R/W
4 bit R/W
4 bit R/W
4 bit R/W
4 bit R/W
.
.
.
.
.
.
RAM1_3
RAM1_2
RAM1_1
RAM2_3
RAM2_2
RAM2_1
4 bit R/W
RAM2_0
4 bit R/W
4 bit R/W
4 bit R/W
RegIndexAdr[F]
RegIndexAdr[E]
4 bit R/W
...
...
RegIndexAdr[1]
4 bit R/W
4 bit R/W
RegIndexAdr[0]
4 bit R/W
RegIndexAdr[F]
RegIndexAdr[E]
4 bit R/W
...
...
RegIndexAdr[1]
4 bit R/W
4 bit R/W
RegIndexAdr[0]
4 bit R/W
RegIndexAdr[F]
RegIndexAdr[E]
4 bit R/W
...
...
RegIndexAdr[1]
4 bit R/W
4 bit R/W
RegIndexAdr[0]
64 x 4 indexed addressable RAM2
64 x 4 direct addressable RAM1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn