Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74F598 Datasheet(PDF) 3 Page - NXP Semiconductors

Part No. 74F598
Description  8-bit shift register with input storage registers 3-State
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

74F598 Datasheet(HTML) 3 Page - NXP Semiconductors

 
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
Philips Semiconductors
Product specification
74F598
8-bit shift register with input storage registers (3-State)
1991 Oct 21
3
IEC/IEEE SYMBOL
18
17
1
2
3
4
5
6
7
8
EN14
R
G4
16
12
14
13
9
15
19
1, 5D
1, 5D
2D
6, 14
2D
7, 14
2D
13, 14
SRG8
11
C2
4C5/4
C1
3D
3D
G1
3D
Z6
Z7
Z13
SF00377
FUNCTION TABLE
INPUTS
INPUTS/OUTPUTS
OPERATING MODE
SHRST
STCP
SHCP
SHLD
S
OE*
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
Q7
L
X
L
H
X
L
L
L
L
L
L
L
L
L
L
Clear shift register
L
X
L
L
X
L
Invalid, state of shift register in-
determinate when signal is re-
moved
X
X
X
X
H
I0
I1
I2
I3
I4
I5
I6
I7
O7
Load data to storage register
H
X
H
L
L
Ds0
O0
O1
O2
O3
O4
O5
O6
O6
Shift right
H
X
H
H
L
Ds1
O0
O1
O2
O3
O4
O5
O6
O6
H
L
L
X
H
I0
I1
I2
I3
I4
I5
I6
I7
O7
Load data directly to shift regis-
ter
H
L
L
X
X
O0
O1
O2
O3
O4
O5
O6
O7
O7
Data transferred from storage
register to shift register
X
X
X
X
X
H
Z
Z
Z
Z
Z
Z
Z
Z
NC
3–State
H
X
H
X
X
NC
NC
NC
NC
NC
NC
NC
NC
NC
Hold
H
H
X
X
X
NC
NC
NC
NC
NC
NC
NC
NC
NC
Hold (no storage or shift register
load
Notes to function table
D0 – D7 = The level of the steady state inputs to the serial multiplexer.
H = High voltage level
I0 – I7 = The level of the steady state input at the respective I/O terminal is loaded into the flip–flop while the flip–flop outputs ( except Q7) are isolated
from the I/O terminal.
L
= Low voltage level
NC= No change
O0 – O7 = The level of the respective Qn flip–flop prior to the last clock Low–to–High transition
X = Don’t care
Z = High impedance ”off” state
*
= When the OE input is High, all I/O terminals are at the High impedance state, sequential operation or cleaning of the register is not affected.
↑ = Low–to–High clock transition
↑ = Not Low–to–High clock transition


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn