Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EM4069 Datasheet(PDF) 3 Page - EM Microelectronic - MARIN SA

Part No. EM4069
Description  128 bit Read/Write Contactless Identification Device with OTP function
Download  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EMMICRO [EM Microelectronic - MARIN SA]
Homepage  http://www.emmicroelectronic.com
Logo EMMICRO - EM Microelectronic - MARIN SA

EM4069 Datasheet(HTML) 3 Page - EM Microelectronic - MARIN SA

  EM4069 Datasheet HTML 1Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 2Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 3Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 4Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 5Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 6Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 7Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 8Page - EM Microelectronic - MARIN SA EM4069 Datasheet HTML 9Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
EM4069
EM4169
Copyright
 2003, EM Microelectronic-Marin SA
3
www.emmicroelectronic.com
Timing Characteristics
VDD = 3.0 V, VSS = 0 V, fCOIL1 = 125 kHz square wave, VCOIL1 = 5V, TOP = 25°C, unless otherwise specified
Parameter
Symbol
Condition
Min.
Typ.
Max.
Unit
Option : 64 RF periods per bit
Read bit period
tRDB
64
RF periods
EEPROM write time
tWee
20
ms
Synchronization pattern phase 1
tS1
4.1
5.0
ms
Synchronization pattern phase 2
tS2
1.5
2.0
ms
Synchronization pattern phase 3
tS3
1.5
4.0
ms
Option : 32 RF periods per bit
Read bit period
tRDB
32
RF periods
EEPROM write time
tWee
20
ms
Synchronization pattern phase 1
tS1
2.1
2.5
ms
Synchronization pattern phase 2
tS2
0.8
1.0
ms
Synchronization pattern phase 3
tS3
0.8
2.0
ms
RF periods represent periods of the carrier frequency emitted by the transceiver unit.
See figure 12 for Synchronization pattern phases.
Due to amplitude modulation of the coil-signal, the clock-extractor may miss clocks or add spurious clocks close to
the edges of the RF-envelope. This desynchronization will not be larger than
±±±± 3 clocks per bit and must be taken into
account when developing reader software.
Block Diagram
Modulator
Control
Logic
EEPROM
Clock
Extractor
Sequencer
Data
Extractor
CR
Cbuf
VDD
VSS
Power
Supply
Reset
Power on
Reset
COIL1
VSS
ROM
Fig. 3


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn