Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74F164 Datasheet(PDF) 4 Page - NXP Semiconductors

Part No. 74F164
Description  8-bit serial-in parallel-out shift register
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

74F164 Datasheet(HTML) 4 Page - NXP Semiconductors

 
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
Philips Semiconductors
Product specification
74F164
8-bit serial-in parallel-out shift register
2000 Dec 18
4
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST
LIMITS
UNIT
SYMBOL
PARAMETER
CONDITIONS1
MIN
TYP2
MAX
VOH
High-level output voltage
VCC = MIN, VIL = MAX,
±10%V
CC
2.5
V
VOH
High-level out ut voltage
CC
IL
VIH = MIN, IOH = MAX
±5%V
CC
2.7
3.4
V
VOL
Low-level output voltage
VCC = MIN, VIL = MAX,
±10%V
CC
0.30
0.50
V
CC
IL
VIH = MIN, IOL= MAX
±5%V
CC
0.30
0.50
V
VIK
Input clamp voltage
VCC = MIN, II = IIK
–0.73
–1.2
V
II
Input current at maximum input voltage
VCC = MAX, VI = 7.0 V
100
µA
IIH
High-level input current
VCC = MAX, VI = 2.7 V
20
µA
IILL
Low-level input current
VCC = MAX, VI = 0.5 V
–0.6
mA
IOS
Short-circuit output current 3
VCC = MAX
–60
–150
mA
ICC
Supply current (total) 4
VCC = MAX
33
55
mA
Notes to DC electrical characteristics
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at VCC = 5 V, Tamb = 25 °C.
3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter test, IOS tests should be performed last.
4. Measure ICC with the serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then applied to Master Reset, and all outputs
open.
APPLICATION
RESET
CLOCK
DATA
ENABLE
Dsa
Dsb
Dsa
Dsb
CP
MR
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9 D10 D11 D12 D13 D14 D15
CP
MR
H
74F164
74F164
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
SF00716
The 74F164 can be cascaded to form synchronous shift registers of longer length.
Here, two devices are combined to form a 16-bit shift register.


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn