Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

COIC5130A Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part No. COIC5130A
Description  Programmable Reed-Solomon Error Correction Encoder and Decoder
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC1 [List of Unclassifed Manufacturers]
Homepage  
Logo 

COIC5130A Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
COic5130A Specifications
Co Optic
~
~
7
These properties must be initialized before normal operation can begin. There are two distinct phases of the initialization process. In phase
one, the values of P, STATEN and SHORT1 and SHORT2 are initialized. In phase two, the first message block through the device is used to
set the valuesof N, K and R.
The phase one sequence consists of at least 4 clock cycles in which RESET is held LOW followed by at least 2 clock cycles during which
RESET
is held HIGH. RESET must then remain HIGH for all subsequent operations or else an unwanted initialization sequence will ensue.
The desired values of STATEN and P4 - P0 must be maintained during the first phase of initialization. The desired value of SHORT1 and
SHORT2
must be maintained during all the phases of operation of the device. DATAEN must be held LOW during the entire six clock
sequence or unintended processing of spurious messages may occur.
Decoder Initialization Control Sequence Timing
The rising edge of DATAEN at the end of the phase one initialization sequence marks the beginning of the first message block, which is the
beginning of phase two of the initialization process. DATAEN has the role of initializing the parameters of N, K and R. DATAEN has a dif-
ferent function on all subsequent blocks until an initialization sequence is begun once again. As the first message block passes through the
device, DATAEN is held HIGH for K clock cycles and then LOW for R clock cycles. DATAEN going high again marks the first byte of the sec-
ond block and implies the end of the phase two initialization sequence. DATAEN has thus defined R, K and N for all subsequent blocks until
another initialization sequence is performed.
Decoder Message Input Timing
DIN7 - DIN0
DATAEN
ENABIN
K Data Bytes
R Parity Bytes
P4-P0
RESET
At least 4 clock cycles
At least 2 clock cycles
Initialization
Message
STATEN
DATAEN
ENABIN


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn