8 / 20 page
CY7C4255V/CY7C4265V
CY7C4275V/CY7C4285V
Document #: 38-06012 Rev. **
Page 8 of 20
Notes:
15. The clocks (RCLK, WCLK) can be free-running during reset.
16. After reset, the outputs will be LOW if OE = 0 and three-state if OE = 1.
17. When tSKEW2 > minimum specification, tFRL (maximum) = tCLK + tSKEW2. When tSKEW2 < minimum specification, tFRL (maximum) = either 2*tCLK + tSKEW2
or tCLK + tSKEW2. The Latency Timing applies only at the Empty Boundary (EF = LOW).
18. The first word is always available the cycle after EF goes HIGH.
Switching Waveforms (continued)
Reset Timing
tRS
tRSR
Q0 – Q17
RS
tRSF
tRSF
tRSF
OE=1
OE=0
REN,WEN,
LD
EF,PAE
FF,PAF,
HF
4275V–10
[15]
[16]
D0 (FIRSTVALIDWRITE)
First Data Word Latency after Reset with Simultaneous Read and Write
tSKEW2
WEN
WCLK
Q0 –Q17
EF
REN
OE
tOE
tENS
tOLZ
tDS
RCLK
tREF
tA
tFRL
D1
D2
D3
D4
D0
D1
D0 –D17
4275V–11
tA
[17]
[18]