Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1383B-117BGC Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1383B-117BGC
Description  51236/1M 횞 18 Flow-Thru SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1383B-117BGC Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1383B-117BGC Datasheet HTML 4Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 5Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 6Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 7Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 8Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 9Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 10Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 11Page - Cypress Semiconductor CY7C1383B-117BGC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 31 page
background image
CY7C1381B
CY7C1383B
Document #: 38-05196 Rev. **
Page 8 of 31
Functional Description
Single Read Accesses
This access is initiated when the following conditions are
satisfied at clock rise: (1) ADSP or ADSC is asserted LOW,
and (2) Chip Enable (CE1, CE2, CE3 on TQFP, CE1 on BGA)
is asserted active, and (3) the Write signals (GW, BWE) are all
deasserted HIGH. ADSP is ignored if CE1 is HIGH. The
address presented to the address inputs is stored into the
address advancement logic and the Address Register while
being presented to the memory core. If the OE input is
asserted LOW, the requested data will be available at the data
outputs a maximum to tCDV after clock rise. ADSP is ignored if
CE1 is HIGH.
Single Write Accesses Initiated by ADSP
This access is initiated when both of the following conditions
are satisfied at clock rise: (1) ADSP is asserted LOW, and
(2) Chip Enable is asserted active. The address presented is
loaded
into
the
address
register
and
the
address
advancement logic while being delivered to the RAM core. The
Write signals (GW, BWE, and BWx) and ADV inputs are
ignored during this first clock cycle. If the Write inputs are
asserted active (see Write Cycle Descriptions table on page
10 for appropriate states that indicate a Write) on the next
clock rise, the appropriate data will be latched and written into
the device. The CY7C1381B/CY7C1383B provides byte Write
capability that is described in the Write Cycle Description
table. Asserting the Byte Write Enable (BWE) input with the
selected Byte Write (BWa,b,c,d for CY7C1381B and BWa,b for
CY7C1383B) input will selectively Write to only the desired
bytes. Bytes not selected during a byte Write operation will
remain unaltered. All I/Os are three-stated during a byte Write.
Because the CY7C1381B/CY7C1383B is a common I/O
device, the OE must be deasserted HIGH before presenting
data to the DQx inputs. Doing so will three-state the output
drivers. As a safety precaution, DQx are automatically
three-stated whenever a Write cycle is detected, regardless of
the state of OE.
Single Write Accesses Initiated by ADSC
ADSC Write accesses are initiated when the following condi-
tions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is
deasserted HIGH, (3) Chip Enable (CE1, CE2, CE3 on TQFP,
CE1 on BGA) is asserted active, and (4) the appropriate
combination of the Write inputs (GW, BWE, and BWx) is
asserted active to conduct a Write to the desired byte(s).
ADSC is ignored if ADSP is active LOW.
The address presented to A[17:0] is loaded into the address
register and the address advancement logic while being
delivered to the RAM core. The ADV input is ignored during
this cycle. If a global Write is conducted, the data presented to
the DQx is written into the corresponding address location in
the RAM core. If a byte Write is conducted, only the selected
bytes are written. Bytes not selected during a byte Write
operation will remain unaltered. All I/Os are three-stated
during a byte Write because the CY7C1381B/CY7C1383B is
a common I/O device, the OE must be deasserted HIGH
before presenting data to the DQx inputs. Doing so will
three-state the output drivers. As a safety precaution, DQx are
automatically three-stated whenever a Write cycle is detected,
regardless of the state of OE.
Burst Sequences
The CY7C1381B/CY7C1383B provides a two-bit wraparound
counter fed by A[1:0] that implements either an interleaved or
linear burst sequence to support processors that follow a linear
burst sequence. The burst sequence is user-selectable
through MODE input.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both Read and Write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ HIGH
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. Chip Enable (CE1, CE2, CE3, on TQFP, CE1
on BGA), ADSP and ADSC must remain inactive for the
duration of tZZREC after the ZZ input returns LOW. Leaving ZZ
unconnected defaults the device into an active state.
Interleaved Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10


Similar Part No. - CY7C1383B-117BGC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1383C CYPRESS-CY7C1383C Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100AC CYPRESS-CY7C1383C-100AC Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100AI CYPRESS-CY7C1383C-100AI Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BGC CYPRESS-CY7C1383C-100BGC Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BGI CYPRESS-CY7C1383C-100BGI Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
More results

Similar Description - CY7C1383B-117BGC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1441KV33 CYPRESS-CY7C1441KV33 Datasheet
1Mb / 32P
   36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM (With ECC)
CY7C1381D CYPRESS-CY7C1381D_11 Datasheet
1Mb / 34P
   18 Mbit (512 K 횞 36/1 M 횞 18) Flow Through SRAM
CY7C1381KV33 CYPRESS-CY7C1381KV33 Datasheet
1Mb / 34P
   18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM (With ECC)
CY7C1461KV33 CYPRESS-CY7C1461KV33 Datasheet
2Mb / 23P
   36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM with NoBL??Architecture
CY7C1380KV33 CYPRESS-CY7C1380KV33 Datasheet
3Mb / 33P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM
CY7C1441KV25 CYPRESS-CY7C1441KV25 Datasheet
856Kb / 29P
   36-Mbit (1M 횞 36) Flow-Through SRAM
CY7C1361C CYPRESS-CY7C1361C_12 Datasheet
1Mb / 34P
   9-Mbit (256 K 횞 36/512 K 횞 18) Flow-Through SRAM
CY7C1380D CYPRESS-CY7C1380D_11 Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
CY7C1380DV33 CYPRESS-CY7C1380DV33 Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
CY7C1371KV33 CYPRESS-CY7C1371KV33 Datasheet
682Kb / 24P
   18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM with NoBL??Architecture (With ECC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com