Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1325B Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C1325B
Description  256K x 18 Synchronous 3.3V Cache RAM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1325B Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C1325B Datasheet HTML 1Page - Cypress Semiconductor CY7C1325B Datasheet HTML 2Page - Cypress Semiconductor CY7C1325B Datasheet HTML 3Page - Cypress Semiconductor CY7C1325B Datasheet HTML 4Page - Cypress Semiconductor CY7C1325B Datasheet HTML 5Page - Cypress Semiconductor CY7C1325B Datasheet HTML 6Page - Cypress Semiconductor CY7C1325B Datasheet HTML 7Page - Cypress Semiconductor CY7C1325B Datasheet HTML 8Page - Cypress Semiconductor CY7C1325B Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
CY7C1325B
5
I/Os must be three-stated prior to the presentation of data to
DQ[15:0] and DP[1:0]. As a safety precaution, the data lines are
three-stated once a write cycle is detected, regardless of the
state of OE.
Single Write Accesses Initiated by ADSC
This write access is initiated when the following conditions are
satisfied at clock rise: (1) CE1, CE2, and CE3 are all asserted
active, (2) ADSC is asserted LOW, (3) ADSP is deasserted
HIGH, and (4) the write input signals (GW, BWE, and BWS[1:0])
indicate a write access. ADSC is ignored if ADSP is active LOW.
The addresses presented are loaded into the address register,
burst counter/control logic and delivered to the RAM core. The
information presented to DQ[15:0] and DP[1:0] will be written
into the specified address location. Byte writes are allowed,
with BWS0 controlling DQ[7:0] and DP0 while BWS1 controlling
DQ[15:8] and DP1. All I/Os are three-stated when a write is
detected, even a byte write. Since these are common I/O de-
vices, the asynchronous OE input signal must be deasserted
and the I/Os must be three-stated prior to the presentation of
data to DQ[15:0] and DP[1:0]. As a safety precaution, the data
lines are three-stated once a write cycle is detected, regard-
less of the state of OE.
Burst Sequences
This family of devices provides a 2-bit wrap-around burst
counter inside the SRAM. The burst counter is fed by A[1:0],
and can follow either a linear or interleaved burst order. The
burst order is determined by the state of the MODE input. A
LOW on MODE will select a linear burst sequence. A HIGH on
MODE will select an interleaved burst order. Leaving MODE
unconnected will cause the device to default to an interleaved
burst sequence.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ HIGH
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed. Ac-
cesses pending when entering the “sleep” mode are not con-
sidered valid nor is the completion of the operation guaran-
teed. The device must be deselected prior to entering the
“sleep” mode. CE1, CE2, CE3, ADSP, and ADSC must remain
inactive for the duration of tZZREC after the ZZ input returns
LOW.
Table 1. Counter Implementation for the Intel®
Pentium®/80486 Processor’s Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
AX + 1, Ax
AX + 1, Ax
AX + 1, Ax
AX + 1, Ax
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Table 2. Counter Implementation for a Linear Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
AX + 1, Ax
AX + 1, Ax
AX + 1, Ax
AX + 1, Ax
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10


Similar Part No. - CY7C1325B

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1325 CYPRESS-CY7C1325 Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
CY7C1325-100AC CYPRESS-CY7C1325-100AC Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
CY7C1325-117AC CYPRESS-CY7C1325-117AC Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
CY7C1325-50AC CYPRESS-CY7C1325-50AC Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
CY7C1325-80AC CYPRESS-CY7C1325-80AC Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
More results

Similar Description - CY7C1325B

ManufacturerPart #DatasheetDescription
logo
Weida Semiconductor, In...
WCSS0418V1F WEIDA-WCSS0418V1F Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Cypress Semiconductor
CY7C1325 CYPRESS-CY7C1325 Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Weida Semiconductor, In...
WCSS0436V1P WEIDA-WCSS0436V1P Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
WCSS0418V1P WEIDA-WCSS0418V1P Datasheet
664Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
logo
Cypress Semiconductor
CY7C1327B CYPRESS-CY7C1327B Datasheet
596Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
CY7C1359A CYPRESS-CY7C1359A Datasheet
237Kb / 24P
   256K x 18 Synchronous-Pipelined Cache Tag RAM
CY7C1031 CYPRESS-CY7C1031 Datasheet
282Kb / 13P
   64K x 18 Synchronous Cache RAM
CY7C179 CYPRESS-CY7C179 Datasheet
1Mb / 12P
   32K x 18 Synchronous Cache RAM
logo
Integrated Silicon Solu...
IS61SP25616 ISSI-IS61SP25616 Datasheet
120Kb / 15P
   256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
logo
GSI Technology
GS84118T-166 GSI-GS84118T-166 Datasheet
501Kb / 30P
   256K x 18 Sync Cache Tag
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com