Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

74ALS112AN Datasheet(PDF) 4 Page - NXP Semiconductors

Part # 74ALS112AN
Description  Dual J-K negative edge-triggered flip-flop
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ALS112AN Datasheet(HTML) 4 Page - NXP Semiconductors

  74ALS112AN Datasheet HTML 1Page - NXP Semiconductors 74ALS112AN Datasheet HTML 2Page - NXP Semiconductors 74ALS112AN Datasheet HTML 3Page - NXP Semiconductors 74ALS112AN Datasheet HTML 4Page - NXP Semiconductors 74ALS112AN Datasheet HTML 5Page - NXP Semiconductors 74ALS112AN Datasheet HTML 6Page - NXP Semiconductors 74ALS112AN Datasheet HTML 7Page - NXP Semiconductors 74ALS112AN Datasheet HTML 8Page - NXP Semiconductors 74ALS112AN Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
Philips Semiconductors
Product specification
74ALS112A
Dual J-K negative edge-triggered flip-flop
1996 Jun 27
4
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
VCC
Supply voltage
–0.5 to +7.0
V
VIN
Input voltage
–0.5 to +7.0
V
IIN
Input current
–30 to +5
mA
VOUT
Voltage applied to output in High output state
–0.5 to VCC
V
IOUT
Current applied to output in Low output state
16
mA
Tamb
Operating free-air temperature range
0 to +70
°C
Tstg
Storage temperature range
–65 to +150
°C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN
NOM
MAX
UNIT
VCC
Supply voltage
4.5
5.0
5.5
V
VIH
High-level input voltage
2.0
V
VIL
Low-level input voltage
0.8
V
IIk
Input clamp current
–18
mA
IOH
High-level output current
–0.4
mA
IOL
Low-level output current
8
mA
Tamb
Operating free-air temperature range
0
+70
°C
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST CONDITIONS1
LIMITS
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS1
MIN
TYP2
MAX
UNIT
VOH
High-level output voltage
VCC = ±10%,
VIL = MAX, VIH = MIN
IOH = –0.4mA
VCC – 2
V
VO
Low level output voltage
VCC = MIN, VIL = MAX,
IOL = 4mA
0.25
0.40
V
VOL
Low-level output voltage
VIH = MIN
IOL = 8mA
0.35
0.50
V
VIK
Input clamp voltage
VCC = MIN, II = IIK
–0.73
–1.5
V
II
Input current at maximum input voltage
VCC = MAX, VI = 7.0V
0.1
mA
IIH
High-level input current
VCC = MAX, VI = 2.7V
20
µA
CPn
–0.1
mA
IIL
Low-level input current
SDn, RDn,
Jn, Kn
VCC = MAX, VI = 0.4V
–0.2
mA
IO
Output current3
VCC = MAX, VO = 2.25V
–30
–112
mA
ICC
Supply current (total)
VCC = MAX
2.5
4.5
mA
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at VCC = 5V, Tamb = 25°C.
3. The output conditions have been chosen to produce a current that closely approximates one half of the true short–circuit output current, IOS.


Similar Part No. - 74ALS112AN

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74ALS11A PHILIPS-74ALS11A Datasheet
77Kb / 7P
   Triple 3-Input AND gate
1991 Feb 08
74ALS11AD PHILIPS-74ALS11AD Datasheet
77Kb / 7P
   Triple 3-Input AND gate
1991 Feb 08
74ALS11AN PHILIPS-74ALS11AN Datasheet
77Kb / 7P
   Triple 3-Input AND gate
1991 Feb 08
More results

Similar Description - 74ALS112AN

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74F112NSR TI1-SN74F112NSR Datasheet
627Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
logo
NXP Semiconductors
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
logo
Texas Instruments
CD54AC112 TI1-CD54AC112_14 Datasheet
903Kb / 15P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
logo
Fairchild Semiconductor
DM74ALS109A FAIRCHILD-DM74ALS109A Datasheet
55Kb / 6P
   Dual J-K Positive-Edge-Triggered Flip-Flop
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com