Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74AHC132 Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. 74AHC132
Description  Quad 2-input NAND Schmitt trigger
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AHC132 Datasheet(HTML) 2 Page - NXP Semiconductors

  74AHC132 Datasheet HTML 1Page - NXP Semiconductors 74AHC132 Datasheet HTML 2Page - NXP Semiconductors 74AHC132 Datasheet HTML 3Page - NXP Semiconductors 74AHC132 Datasheet HTML 4Page - NXP Semiconductors 74AHC132 Datasheet HTML 5Page - NXP Semiconductors 74AHC132 Datasheet HTML 6Page - NXP Semiconductors 74AHC132 Datasheet HTML 7Page - NXP Semiconductors 74AHC132 Datasheet HTML 8Page - NXP Semiconductors 74AHC132 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
1999 Sep 24
2
Philips Semiconductors
Product specification
Quad 2-input NAND Schmitt trigger
74AHC132; 74AHCT132
FEATURES
• ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V;
MM EIA/JESD22-A115-A
exceeds 200 V
CDM EIA/JESD22-C101
exceeds 1000 V
• Balanced propagation delays
• Inputs accepts voltages higher than
VCC
• For AHC only:
operates with CMOS input levels
• For AHCT only:
operates with TTL input levels
• Specified from
−40 to +85 and +125 °C.
DESCRIPTION
The 74AHC/AHCT132 are
high-speed Si-gate CMOS devices
and are pin compatible with Low
power Schottky TTL (LSTTL). They
are specified in compliance with
JEDEC standard No. 7A.
The 74AHC/AHCT132 contain four
2-input NAND gates which accept
standard input signals. They are
capable of transforming slowly
changing input signals into sharply
defined, jitter free output signals.
The gate switches at different points
for positive and negative-going
signals. The difference between the
positive voltage VT+ and the negative
VT− is defined as the hysteresis
voltage VH.
FUNCTION TABLE
See note 1.
Note
1. H = HIGH voltage level; L = LOW voltage level.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf ≤ 3.0 ns.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
∑ (CL × VCC2 × fo) = sum of outputs;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
INPUTS
OUTPUT
nA
nB
nY
LL
H
LH
H
HLH
HH
L
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
AHC
AHCT
tPHL/tPLH
propagation delay
nA to nY
CL = 15 pF;
VCC =5V
3.3
3.5
ns
CI
input capacitance
VI =VCC or GND
3.0
3.0
pF
CO
output capacitance
4.0
4.0
pF
CPD
power dissipation
capacitance
CL = 50 pF;
f = 1 MHz;
notes 1 and 2
11
14
pF
ORDERING INFORMATION
OUTSIDE NORTH
AMERICA
NORTH AMERICA
PACKAGES
PINS
PACKAGE
MATERIAL
CODE
74AHC132D
74AHC132D
14
SO
plastic
SOT108-1
74AHC132PW
74AHC132PW DH
14
TSSOP
plastic
SOT402-1
74AHCT132D
74AHCT132D
14
SO
plastic
SOT108-1
74AHCT132PW
74AHCT132PW DH
14
TSSOP
plastic
SOT402-1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn