Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74ABT651 Datasheet(PDF) 3 Page - NXP Semiconductors

Part No. 74ABT651
Description  Octal transceiver/register, inverting 3-State
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ABT651 Datasheet(HTML) 3 Page - NXP Semiconductors

  74ABT651 Datasheet HTML 1Page - NXP Semiconductors 74ABT651 Datasheet HTML 2Page - NXP Semiconductors 74ABT651 Datasheet HTML 3Page - NXP Semiconductors 74ABT651 Datasheet HTML 4Page - NXP Semiconductors 74ABT651 Datasheet HTML 5Page - NXP Semiconductors 74ABT651 Datasheet HTML 6Page - NXP Semiconductors 74ABT651 Datasheet HTML 7Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
Philips Semiconductors
Product specification
74ABT651
Octal transceiver/register, inverting (3-State)
1995 Sep 06
3
FUNCTION TABLE
INPUTS
DATA I/O
OPERATING MODE
OEAB
OEBA
CPAB
CPBA
SAB
SBA
An
Bn
OPERATING MODE
L
L
H
H
H or L
H or L
X
X
X
X
Input
Input
Isolation
Store A and B data
X
H
H
H
H or L
X
**
X
X
Input
Unspecified
output*
Store A, Hold B
Store A in both registers
L
L
X
L
H or L
X
X
X
**
Unspecified
output*
Input
Hold A, Store B
Store B in both registers
L
L
L
L
X
X
X
H or L
X
X
L
H
Output
Input
Real time B data to A bus
Stored B data to A bus
H
H
H
H
X
H or L
X
X
L
H
X
X
Input
Output
Real time A data to B bus
Store A data to B bus
H
L
H or L
H or L
H
H
Output
Output
Stored A data to B bus
Stored B data to A bus
H = High voltage level
L
= Low voltage level
X = Don’t care
↑ = Low-to-High clock transition
*
The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always
enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
**
If both Select controls (SAB and SBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be
staggered in order to load both registers.
LOGIC DIAGRAM
1D
C1
Q
19
18
17
16
15
14
13
B1
B2
B3
B4
B5
B6
B7
5
6
7
8
9
10
11
A1
A2
A3
A4
A5
A6
A7
DETAIL A X 7
OEBA
OEAB
CPBA
SBA
CPAB
SAB
21
3
23
22
1
2
20
B0
1D
C1
Q
4
A0
1of 8 Channels
SA00098


Html Pages

1  2  3  4  5  6  7 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn