Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74ABT273APW Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. 74ABT273APW
Description  Octal D-type flip-flop
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ABT273APW Datasheet(HTML) 2 Page - NXP Semiconductors

  74ABT273APW Datasheet HTML 1Page - NXP Semiconductors 74ABT273APW Datasheet HTML 2Page - NXP Semiconductors 74ABT273APW Datasheet HTML 3Page - NXP Semiconductors 74ABT273APW Datasheet HTML 4Page - NXP Semiconductors 74ABT273APW Datasheet HTML 5Page - NXP Semiconductors 74ABT273APW Datasheet HTML 6Page - NXP Semiconductors 74ABT273APW Datasheet HTML 7Page - NXP Semiconductors 74ABT273APW Datasheet HTML 8Page - NXP Semiconductors 74ABT273APW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Philips Semiconductors
Product specification
74ABT273A
Octal D-type flip-flop
2
1995 Sep 06
853-1774 15704
FEATURES
Eight edge-triggered D-type flip-flops
Buffered common clock
Buffered asynchronous Master Reset
Power-up reset
See 74ABT377 for clock enable version
See 74ABT373 for transparent latch version
See 74ABT374 for 3-State version
ESD protection exceeds 2000 V per Mil Std 833 Method 3015 and
200 V per machine model.
DESCRIPTION
The 74ABT273A has eight edge-triggered D-type flip-flops with
individual D inputs and Q outputs. The common buffered Clock (CP)
and Master Reset (MR) inputs load and reset (clear) all flip-flops
simultaneously.
The register is fully edge-triggered. The state of each D input, one
setup time before the Low-to-High clock transition, is transferred to
the corresponding flip-flop’s Q output.
All outputs will be forced Low independent of Clock or Data inputs
by a Low voltage level on the MR input. The device is useful for
applications where the true output only is required and the CP and
MR are common elements.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
Tamb = 25°C; GND = 0V
TYPICAL
UNIT
tPLH
tPHL
Propagation delay
CP to Qn
CL = 50pF; VCC = 5V
3.0
3.4
ns
CIN
Input capacitance
VI = 0V or VCC
3.5
pF
ICCH
Total supply current
Outputs High; VCC =5.5V
150
µA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
20-Pin Plastic DIP
–40
°C to +85°C
74ABT273A N
74ABT273A N
SOT146-1
20-Pin plastic SO
–40
°C to +85°C
74ABT273A D
74ABT273A D
SOT163-1
20-Pin Plastic SSOP Type II
–40
°C to +85°C
74ABT273A DB
74ABT273A DB
SOT339-1
20-Pin Plastic TSSOP Type I
–40
°C to +85°C
74ABT273A PW
7ABT273APW DH
SOT360-1
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
MR
Q0
D0
D1
Q1
Q2
D2
D3
Q3
Q4
GND
D4
D5
Q5
Q6
D6
D7
Q7
VCC
CP
SA00052
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
NAME AND FUNCTION
11
CP
Clock pulse input (active rising edge)
3, 4, 7, 8, 13,
14, 17, 18
D0 - D7
Data inputs
2, 5, 6, 9, 12,
15, 16, 19
Q0 - Q7
Data outputs
1
MR
Master Reset input (active-Low)
10
GND
Ground (0V)
20
VCC
Positive supply voltage


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn