Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

IDT72V70190 Datasheet(PDF) 12 Page - Integrated Device Technology

Part No. IDT72V70190
Description  3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 256 x 256
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V70190 Datasheet(HTML) 12 Page - Integrated Device Technology

Back Button IDT72V70190 Datasheet HTML 8Page - Integrated Device Technology IDT72V70190 Datasheet HTML 9Page - Integrated Device Technology IDT72V70190 Datasheet HTML 10Page - Integrated Device Technology IDT72V70190 Datasheet HTML 11Page - Integrated Device Technology IDT72V70190 Datasheet HTML 12Page - Integrated Device Technology IDT72V70190 Datasheet HTML 13Page - Integrated Device Technology IDT72V70190 Datasheet HTML 14Page - Integrated Device Technology IDT72V70190 Datasheet HTML 15Page - Integrated Device Technology IDT72V70190 Datasheet HTML 16Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 20 page
background image
12
COMMERCIALTEMPERATURERANGE
IDT72V70190 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 256 x 256
TABLE 10 — CONNECTION MEMORY BITS
NOTE:
1. If bit 13 (PC) of the corresponding connection memory location is 1 (device in processor mode), then these entire 8 bits (SAB0, bits 6-5, CAB4 - CAB0) are output on the
output channel and stream associated with this location.
Bit
Name
Description
15
LPBK
When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback
(Per Channel Loopback)
operations, set the delay offset register bits OFn[2:0] to zero for the streams which are in the loopback mode.
14
V/C
This bit is used to select between the variable (LOW) and constant delay (HIGH) mode on a
(Variable/Constant
per-channel basis.
Throughput Delay)
13
PC
When 1, the contents of the connection memory are output on the corresponding output channel and stream.
(Processor Channel)
Only the lower byte (bit 7 – bit 0) will be output to the TX output pins. When 0, the contents of the connection
memory are the data memory address of the switched input channel and stream.
12
CCO
This bit is output on the CCO pin one channel early. The CCO bit for stream 0 is output first.
(Control Channel Output)
11
OE
This bit enables the TX output drivers on a per-channel basis. When 1, the output driver functions
(Output Enable)
normally. When 0, the output driver is in a high-impedance state.
10
Unused
Must be zero for normal operation.
9,8,7(1) SAB2-0
The binary value is the number of the data stream for the source of the connection.
(Source Stream Address Bits)
6,5(1)
Unused
Must be zero for normal operation.
4-0(1)
CAB4-0
The binary value is the number of the channel for the source of the connection.
(Source Channel Address Bits)
15
14
13
12
11
10
9876543210
LPBK
V/C
PC
CCO
OE
0
SAB2
SAB1
SAB0
0
0
CAB4
CAB3
CAB2
CAB1
CAB0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn