Electronic Components Datasheet Search |
|
ICS570BT Datasheet(PDF) 1 Page - Integrated Circuit Systems |
|
ICS570BT Datasheet(HTML) 1 Page - Integrated Circuit Systems |
1 / 9 page ICS570 MDS 570 I 1 Revision 030905 Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com Multiplier and Zero Delay Buffer Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates ICS’ proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended for 5 V designs and the B version for 3.3 V designs. The chip is part of ICS’ ClockBlocksTM family, and was designed as a performance upgrade to meet today’s higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other output. The device incorporates an all-chip power down/tri-state mode that stops the internal PLL and puts both outputs into a high impedance state. The ICS570 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices. The ICS570 A and B versions were designed to improve input to output jitter from the original ICS570M version, and are recommended for all new designs. Features • 8-pin SOIC package • Available in Pb (lead) free package (A and B versions only) • Pin-for-pin replacement and upgrade to ICS570M • Functional equivalent to AV9170 (not a pin-for-pin replacement) • Low input to output skew of 300 ps max (>60 MHz outputs) • Ability to choose between 14 different multipliers from 0.5x to 32x • Output clock frequency up to 168 MHz at 3.3 V • Can recover degraded input clock duty cycle • Output clock duty cycle of 45/55 • Power Down and Tri-State Mode • Passes spread spectrum clock modulation • Full CMOS clock swings with 25 mA drive capability at TTL levels • Advanced, low power CMOS process • ICS570B has an operating voltage of 3.3 V (±5%) • ICS570A has an operating voltage of 5.0 V (±5%) • Industrial temperature version available Block Diagram Ph as e Detec tor, C harge Pum p, and Loop F ilter divide by N CL K E xte rn al fe ed ba ck ca n c o m e from C L K or C L K /2 (s ee ta b le on pa ge 2 ) IC L K FBIN S1 :0 VC O CL K 2 /2 |
Similar Part No. - ICS570BT |
|
Similar Description - ICS570BT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |