MX29SL800CBXBC-90G datasheet(13/64 Pages) MCNIX

Part #	MX29SL800CBXBC-90G

Description	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY

Download	64 Pages

Scroll/Zoom	100%

Manufacturer	MCNIX [Macronix International]

Direct Link	http://www.macronix.com

Logo

13 / 64 page

13

P/N:PM1224

MX29SL800C T/B

REV. 1.0, APR. 20, 2006

REQUIREMENTS FOR READING ARRAY

DATA

To read array data from the outputs, the system must

drive the CE# and OE# pins to VIL. CE# is the power

control and selects the device. OE# is the output control

and gates array data to the output pins. WE# should

remain at VIH.

The internal state machine is set for reading array data

upon device power-up, or after a hardware reset. This

ensures that no spurious alteration of the memory

content occurs during the power transition. No command

is necessary in this mode to obtain array data. Standard

microprocessor read cycles that assert valid address

on the device address inputs produce valid data on the

device data outputs.The device remains enabled for read

access until the command register contents are altered.

WRITE COMMANDS/COMMAND SEQUENCES

To program data to the device or erase sectors of memory

, the system must drive WE# and CE# to VIL, and OE#

to VIH.

An erase operation can erase one sector, multiple sectors

, or the entire device. Table indicates the address space

that each sector occupies. A "sector address" consists

of the address bits required to uniquely select a sector.

The "Writing specific address and data commands or

sequences into the command register initiates device

operations. Table 1 defines the valid register command

sequences. Writing incorrect address and data values or

writing them in the improper sequence resets the device

to reading array data. Section has details on erasing a

sector or the entire chip, or suspending/resuming the

erase operation.

After the system writes the autoselect command

sequence, the device enters the autoselect mode. The

system can then read autoselect codes from the internal

register (which is separate from the memory array) on

Q7-Q0. Standard read cycle timings apply in this mode.

Refer to the Autoselect Mode and Autoselect Command

Sequence section for more information.

ICC2 in the DC Characteristics table represents the

active current specification for the write mode. The "AC

Characteristics" section contains timing specification

table and timing diagrams for write operations.

STANDBY MODE

When using both pins of CE# and RESET#, the device

enter CMOS Standby with both pins held at Vcc

± 0.3V.

If CE# and RESET# are held at VIH, but not within the

range of VCC ± 0.3V, the device will still be in the standby

mode, but the standby current will be larger. During Auto

Algorithm operation, Vcc active current (Icc2) is required

even CE# = "H" until the operation is completed. The

device can be read with standard access time (tCE) from

either of these standby modes, before it is ready to read

data.

OUTPUT DISABLE

With the OE# input at a logic high level (VIH), output

from the devices are disabled. This will cause the output

pins to be in a high impedance state.

RESET# OPERATION

The RESET# pin provides a hardware method of resetting

the device to reading array data. When the RESET# pin

is driven low for at least a period of tRP, the device

immediately terminates any operation in progress, tri-

states all output pins, and ignores all read/write

commands for the duration of the RESET# pulse. The

device also resets the internal state machine to reading

array data. The operation that was interrupted should be

reinitiated once the device is ready to accept another

command sequence, to ensure data integrity

Current is reduced for the duration of the RESET# pulse.

When RESET# is held at VSS

±0.3V, the device draws

CMOS standby current (ICC4). If RESET# is held at VIL

but not within VSS

±0.3V, the standby current will be

greater.

The RESET# pin may be tied to system reset circuitry.

A system reset would that also reset the Flash memory,

enabling the system to read the boot-up firmware from

the Flash memory.

If RESET# is asserted during a program or erase

operation, the RY/BY# pin remains a "0" (busy) until the

internal reset operation is complete, which requires a

time of tREADY (during Embedded Algorithms). The

system can thus monitor RY/BY# to determine whether

the reset operation is complete. If RESET# is asserted

when a program or erase operation is completed within a

Similar Part No. - MX29SL800CBXBC-90G

Manufacturer	Part #	Datasheet	Description
Macronix International	MX29SL800CBXBC90G	871Kb / 60P	8M-BIT [1M x 8 / 512K x 16] SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY

More results

Similar Description - MX29SL800CBXBC-90G

Manufacturer	Part #	Datasheet	Description
Macronix International	MX29LV800CT	783Kb / 69P	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
	MX29LV800BT	749Kb / 63P	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
	MX29LV800T	1Mb / 60P	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
	MX26LV800AT	558Kb / 50P	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY HIGH SPEED eLiteFlashTM MEMORY
	MX26LV800T	553Kb / 48P	8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY HIGH SPEED eLiteFlashTM MEMORY
	MX29F800T	693Kb / 42P	8M-BIT [1Mx8/512Kx16] CMOS FLASH MEMORY
	MX29SL800C-802C	871Kb / 60P	8M-BIT [1M x 8 / 512K x 16] SINGLE VOLTAGE 1.8V ONLY FLASH MEMORY
ELAN Microelectronics C...	EM39LV088	271Kb / 22P	8M Bits (1Mx8) Flash Memory
Macronix International	MX28F640C3BT	295Kb / 41P	64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
Macronix International	MX28F640C3T	638Kb / 44P	64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY

More results

MX29SL800CBXBC-90G Datasheet(PDF) 13 Page - Macronix International

MX29SL800CBXBC-90G Datasheet(HTML) 13 Page - Macronix International

Similar Part No. - MX29SL800CBXBC-90G

Similar Description - MX29SL800CBXBC-90G

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL