Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TSOT0410G4 Datasheet(PDF) 6 Page - Agere Systems

Part # TSOT0410G4
Description  SONET/SDH STS-192 Overhead and Path Processor
Download  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

TSOT0410G4 Datasheet(HTML) 6 Page - Agere Systems

Back Button TSOT0410G4 Datasheet HTML 2Page - Agere Systems TSOT0410G4 Datasheet HTML 3Page - Agere Systems TSOT0410G4 Datasheet HTML 4Page - Agere Systems TSOT0410G4 Datasheet HTML 5Page - Agere Systems TSOT0410G4 Datasheet HTML 6Page - Agere Systems TSOT0410G4 Datasheet HTML 7Page - Agere Systems TSOT0410G4 Datasheet HTML 8Page - Agere Systems TSOT0410G4 Datasheet HTML 9Page - Agere Systems TSOT0410G4 Datasheet HTML 10Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 190 page
background image
List of Tables
Contents
Page
6
Agere Systems Inc.
Data Sheet
May 2003
STS-192 Overhead and Path Processor
TSOT0410G4 SONET/SDH
Table 1. Pin Assignments for 600-Pin LBGA by Pin Number Order....................................................................... 17
Table 2. Pin Assignments for 600-Pin LBGA by Signal Name Order ..................................................................... 22
Table 3. Pin Descriptions—System Control ........................................................................................................... 26
Table 4. Pin Descriptions—Receive Line Interface ................................................................................................ 27
Table 5. Pin Descriptions—Transmit Line Interface ............................................................................................... 28
Table 6. Pin Descriptions—LVDS Reference, Line Interface ................................................................................. 30
Table 7. Pin Descriptions—Receive Drop Equipment Interface ............................................................................. 31
Table 8. Pin Descriptions—Transmit Add Equipment Interface ............................................................................. 33
Table 9. Pin Descriptions—LVDS Reference, Equipment Interface....................................................................... 35
Table 10. Pin Descriptions—Transport Overhead Interface................................................................................... 36
Table 11. Pin Descriptions—Microprocessor Interface .......................................................................................... 42
Table 12. Pin Descriptions—JTAG Interface.......................................................................................................... 43
Table 13. Pin Descriptions—PLL References ........................................................................................................ 44
Table 14. Pin Descriptions—Power and Ground.................................................................................................... 44
Table 15. Pin Summary .......................................................................................................................................... 46
Table 16. LOS Detector Register Summary ........................................................................................................... 48
Table 17. Framer Register Summary ..................................................................................................................... 50
Table 18. Descrambler Register Summary ............................................................................................................ 50
Table 19. STS-192 Byte Ordering .......................................................................................................................... 51
Table 20. STS-48 Byte Ordering ............................................................................................................................ 51
Table 21. Receive Overhead Serial Links Register Summary ............................................................................... 52
Table 22. J0 Register Summary ............................................................................................................................. 54
Table 23. B1 Register Summary ............................................................................................................................ 55
Table 24. BER Threshold Time and Error Limits for Line SD and SF Detection .................................................... 56
Table 25. B2 Register Summary ............................................................................................................................ 58
Table 26. APS Channel (K1 and K2) Register Summary ....................................................................................... 59
Table 27. Synchronization Status (S1) Register Summary .................................................................................... 61
Table 28. Line REI (M1) Register Summary........................................................................................................... 61
Table 29. STS-12 Byte Ordering ............................................................................................................................ 62
Table 30. Pointer Interpreter Register Summary.................................................................................................... 64
Table 31. Elastic Store Register Summary............................................................................................................. 65
Table 32. Pointer Generator Bypass Register Summary ....................................................................................... 65
Table 33. AIS-P Insertion Conditions ..................................................................................................................... 66
Table 34. Path AIS Insertion Register Summary.................................................................................................... 67
Table 35. Concatenation Register Summary.......................................................................................................... 68
Table 36. Pointer Justification Binning Register Summary..................................................................................... 68
Table 37. J1 Register Summary ............................................................................................................................. 70
Table 38. BER Threshold Time Window and Error Limits for Path SF Detection................................................... 71
Table 39. Time Window Sizes for Path SF Detection............................................................................................. 71
Table 40. B3 Register Summary ............................................................................................................................ 72
Table 41. STS Path Signal Label Assignments...................................................................................................... 73
Table 42. Path Signal Label (C2) Alarm Scenarios ................................................................................................ 74
Table 43. C2 Register Summary ............................................................................................................................ 75
Table 44. RDI-P Codes and Interpretation ............................................................................................................. 76
Table 45. G1 Register Summary ............................................................................................................................ 76
Table 46. Path Alarm Information Encoding........................................................................................................... 77
Table 47. Line Alarm Information Encoding ........................................................................................................... 78
Table 48. Drop Interface Overhead and Scrambling Register Summary ...............................................................78
Table 49. Timing Enable Bit Definitions.................................................................................................................. 79
Table 50. Receive Data Path Parity Register Summary......................................................................................... 79
Table 51. LTE Transmit Channel Registers—Regenerator Loopback Summary................................................... 80


Similar Part No. - TSOT0410G4

ManufacturerPart #DatasheetDescription
logo
Analog Microelectronics
TSOT-23 AME-TSOT-23 Datasheet
37Kb / 1P
   Carrier Width (W) 8.0-0.1 mm Pitch (P) 4.0-0.1 mm
TSOT-23 AME-TSOT-23 Datasheet
47Kb / 1P
   MILLIMETERS MIN 0.80 MAX 1.30 INCHES MIN 0.0315 MAX 0.0512
TSOT-25 AME-TSOT-25 Datasheet
37Kb / 1P
   Carrier Width (W) 8.0-0.1 mm Pitch (P) 4.0-0.1 mm
TSOT-25 AME-TSOT-25 Datasheet
63Kb / 1P
   MILLIMETERS MIN 0.90 MAX 1.25 INCHES MIN 0.0354 MAX 0.0492
logo
ELM Technology Corporat...
TSOT-25 ELM-TECH-TSOT-25 Datasheet
556Kb / 1P
   Package, Reel, Taping
More results

Similar Description - TSOT0410G4

ManufacturerPart #DatasheetDescription
logo
Applied Micro Circuits ...
CS19201 AMCC-CS19201 Datasheet
88Kb / 2P
   STS-192 SONET/SDH Interleaver/Disinterleaver
CS19202CBI30 AMCC-CS19202CBI30 Datasheet
42Kb / 2P
   STS-192 SONET/SDH FRAMER AND POS/ATM MAPPER
CS19204CBI12 AMCC-CS19204CBI12 Datasheet
92Kb / 3P
   SONET/SDH STS-192/STM-64 MUX/DEMUX with Pointer Processor
CS19223CBI11 AMCC-CS19223CBI11 Datasheet
92Kb / 3P
   SONET/SDH STS-192/STM-64 MUX/DEMUX with Pointer Processor
logo
PMC-Sierra, Inc
PM5343 PMC-PM5343 Datasheet
1Mb / 2P
   SONET/SDH TRANSPORT OVERHEAD TRANSCEIVER
PM5312 PMC-PM5312 Datasheet
77Kb / 2P
   SONET/SDH Transport Overhead Terminating Transceiver
logo
Vitesse Semiconductor C...
VSC8150 VITESSE-VSC8150 Datasheet
164Kb / 20P
   2.488Gb/s SONET/SDH Overhead Monitor
logo
Applied Micro Circuits ...
CS4805 AMCC-CS4805 Datasheet
90Kb / 3P
   SONET/SDH STS-48/STM-16 Framer/Pointer Processor
S19250 AMCC-S19250 Datasheet
85Kb / 2P
   STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC
logo
PMC-Sierra, Inc
PM5343STXC PMC-PM5343STXC Datasheet
1Mb / 198P
   SONET/SDH TRANSPORT OVERHEAD TRANSCEIVER TELECOM STANDARD PRODUCT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com