Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TMS28F004AZB70CDBJL Datasheet(PDF) 6 Page - Texas Instruments

Part No. TMS28F004AZB70CDBJL
Description  524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
Download  80 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TMS28F004AZB70CDBJL Datasheet(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 6 / 80 page
background image
TMS28F004Axy, TMS28F400Axy
524288 BY 8-BIT/262144 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS829A – JANUARY 1996 – REVISED AUGUST 1997
6
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
functional block diagram
Counter
Address
Address
Latch
Control
Reduction
Power-
X Decoder
Y Decoder
Y Gating / Sensing
Block
Main
128K-Byte
Block
Main
96K-Byte
Block
Parameter
8K-Byte
Block
Parameter
8K-Byte
Block
Boot
16K-Byte
I/O Logic
Program/
Voltage
Switch
Erase
Machine
State
Write
Machine
State
Command
Data
Comparator
Register
Data
Input
Buffer
Input
Buffer
Register
Status
Register
Identification
Multiplexer
Output
Input Buffer
DQ15/A –1
Output
Buffer
Buffer
Output
DQ8 – DQ15/A –1
DQ0 – DQ7
A0 –
A17
BYTE
E
W
G
RP
VPP
Input
Buffer
17
8
8
8
Block
Main
128K-Byte
Block
Main
128K-Byte
WP
architecture
The TMS28F400Axy uses a blocked architecture to allow independent erasure of selected memory blocks. The
block to be erased is selected by using any valid address within that block.
block memory maps
The TMS28F400Axy is available with the block architecture mapped in either of two configurations: the boot
block located at the top or at the bottom of the memory array, as required by different microprocessors. The
TMS28F400AxB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address
range (00000h to 01FFFh). The TMS28F400AxT (top boot block) is inverted with respect to the TMS28F400AxB
with the boot block located at the high-order address range (3E000h to 3FFFFh). Both of these address ranges
are for word-wide mode. Figure 1 and Figure 2 show the memory maps for these configurations. The
TMS28F004Axy is mapped as the 8-bit configuration of the TMS28F400Axy, except that the least significant
bit (LSB) is A0 instead of A–1.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn