Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

3D7444 Datasheet(PDF) 5 Page - Data Delay Devices, Inc.

Part No. 3D7444
Description  MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DATADELAY [Data Delay Devices, Inc.]
Direct Link  http://www.datadelay.com
Logo DATADELAY - Data Delay Devices, Inc.

3D7444 Datasheet(HTML) 5 Page - Data Delay Devices, Inc.

  3D7444 Datasheet HTML 1Page - Data Delay Devices, Inc. 3D7444 Datasheet HTML 2Page - Data Delay Devices, Inc. 3D7444 Datasheet HTML 3Page - Data Delay Devices, Inc. 3D7444 Datasheet HTML 4Page - Data Delay Devices, Inc. 3D7444 Datasheet HTML 5Page - Data Delay Devices, Inc. 3D7444 Datasheet HTML 6Page - Data Delay Devices, Inc.  
Zoom Inzoom in Zoom Outzoom out
 5 / 6 page
background image
3D7444
Doc #03006
DATA DELAY DEVICES, INC.
5
12/8/03
3 Mt. Prospect Ave. Clifton, NJ 07013
DEVICE SPECIFICATIONS
TABLE 3: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
MIN
MAX
UNITS
NOTES
DC Supply Voltage
VDD
-0.3
7.0
V
Input Pin Voltage
VIN
-0.3
VDD+0.3
V
Input Pin Current
IIN
-10
10
mA
25C
Storage Temperature
TSTRG
-55
150
C
Lead Temperature
TLEAD
300
C
10 sec
TABLE 4: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Static Supply Current*
IDD
1.3
2.0
mA
VDD = 5.25V
High Level Input Voltage
VIH
2.0
V
Low Level Input Voltage
VIL
0.8
V
High Level Input Current
IIH
-0.1
0.0
0.1
µA
VIH = VDD
Low Level Input Current
IIL
-0.1
0.0
0.1
µA
VIL = 0V
High Level Output Current
IOH
-8.0
-6.0
mA
VDD = 4.75V
VOH = 2.4V
Low Level Output Current
IOL
6.0
7.5
mA
VDD = 4.75V
VOL = 0.4V
Output Rise & Fall Time
TR & TF
2
ns
CLD = 5 pf
*IDD(Dynamic) = 4 * CLD * VDD * F
Input Capacitance = 10 pf typical
where: CLD = Average capacitance load/line (pf)
Output Load Capacitance (CLD) = 25 pf max
F = Input frequency (GHz)
TABLE 5: AC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Latch Width
TLW
10
ns
Data Setup to Clock
tDSC
10
ns
Data Hold from Clock
tDHC
1
ns
Clock Width (High or Low)
tCW
15
ns
Clock Setup to Latch
tCSL
20
ns
Clock to Serial Output
tPCQ
12
20
ns
Latch to Delay Valid
tLDV
35
45
ns
1
Latch to Delay Invalid
tLDX
5
ns
1
Input Pulse Width
tWI
10
% of Total Delay
See Table 1
Input Period
Period
20
% of Total Delay
See Table 1
Input to Output Delay
tPLH, tPHL
ns
See Text
NOTES: 1 - Refer to PROGRAMMED DELAY (ADDRESS) UPDATE section


Html Pages

1  2  3  4  5  6 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn