Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

3D7110 Datasheet(PDF) 1 Page - Data Delay Devices, Inc.

Part No. 3D7110
Description  MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110)
Download  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  DATADELAY [Data Delay Devices, Inc.]
Homepage  http://www.datadelay.com
Logo 

3D7110 Datasheet(HTML) 1 Page - Data Delay Devices, Inc.

   
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
3D7110
MONOLITHIC 10-TAP
FIXED DELAY LINE
(SERIES 3D7110)
FEATURES
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range: .75 through 80ns
Delay tolerance: 5% or 1ns
Temperature stability:
±3% typical (0C-70C)
Vdd stability:
±1% typical (4.75V-5.25V)
Minimum input pulse width: 15% of total delay
14-pin Gull-Wing and 16-pin SOIC
available as drop-in replacements
for hybrid delay lines
FUNCTIONAL DESCRIPTION
The 3D7110 10-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 0.75ns through 8.0ns. The
input is reproduced at the outputs without inversion, shifted in time as
per the user-specified dash number. The 3D7110 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
The all-CMOS 3D7110 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is offered
in a standard 14-pin auto-insertable DIP and space saving surface
mount 14- and 16-pin SOIC packages.
PACKAGES
14
13
12
11
10
9
8
1
2
3
4
5
6
7
IN
N/C
O2
O4
O6
O8
GND
VDD
O1
O3
O5
O7
O9
O10
3D7110
DIP
3D7110G Gull-Wing
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IN
N/C
N/C
O2
O4
O6
O8
GND
VDD
N/C
O1
O3
O5
O7
O9
O10
3D7110S SOL
(300 Mil)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
IN
N/C
O2
O4
O6
O8
GND
VDD
O1
O3
O5
O7
O9
O10
3D7110D SOIC
(150 Mil)
PIN DESCRIPTIONS
IN
Delay Line Input
O1
Tap 1 Output (10%)
O2
Tap 2 Output (20%)
O3
Tap 3 Output (30%)
O4
Tap 4 Output (40%)
O5
Tap 5 Output (50%)
O6
Tap 6 Output (60%)
O7
Tap 7 Output (70%)
O8
Tap 8 Output (80%)
O9
Tap 9 Output (90%)
O10
Tap 10 Output (100%)
VDD +5 Volts
GND Ground
For mechanical dimensions, click
here.
For package marking details, click
here.
Doc #96005
DATA DELAY DEVICES, INC.
1
12/2/96
3 Mt. Prospect Ave. Clifton, NJ 07013


Html Pages

1  2  3  4  5 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn