5 / 10 page
5
SY10/100/101474-3
SY10/100/101474-4
SY10/100/101474-5
SY10/100/101474-7
SY10474-3
SY10474-4
SY10474-5
SY10474-7
SY100474-3
SY100474-4
SY100474-5
SY100474-7
SY101474-3
SY101474-4
SY101474-5
SY101474-7
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tAA
TAVQV
Address Access Time
—
3
—
4
—
5
—
7ns
tAC
TSLQV
Chip Select Access Time
—
2
—
2
—
3
—
3ns
tRC
TSHQL
Chip Select Recovery Time
—
2
—
2
—
3
—
3ns
AC ELECTRICAL CHARACTERISTICS
AC TEST CONDITIONS
VCC = VCCA = 0V
Output Load = 50
Ω to –2.0V
VEE = –5.2V
± 5%(10K)
TC = 0
°C to +75°C (10K)
VEE = –4.5V
± 0.3V(100K) TC = 0°C to +85°C (100K/101K)
VEE = –5.2V
± 5%(101K) Airflow > 2.5m/s
Loading Condition
GND
VCC
VEE
–2.0V
0.01µF
RL
OUT
CL
VEE
VCCA
Input Pulse
NOTE:
All timing measurements referenced to 50% input levels.
tr = tf = 1.0ns typ.
OUTPUT LOAD: RL
=50
Ω
CL
= 5pF* (typ.)
* (Modeled as 50
Ω transmission line
terminated to –2V.)
TC
VIH
VIL
10K
0
°C
–0.933V
–1.733V
+25
°C
–0.90V
–1.70V
+75
°C
–0.863V
–1.663V
100/101K
0
°C to +85°C
–0.90V
–1.70V
20%
80%
VIL
VIH
tr
tf
READ CYCLE
READ CYCLE TIMING DIAGRAM
DOUT
Address
50%
tAA
50%
20%
80%
DOUT
CS
tr
tf
50%
tAC
tRC
50%
SYNERGY
SEMICONDUCTOR
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
